{"title":"高速区域高效可配置维特比解码器WiFi和WiMAX系统","authors":"Sridhar Nandula, Yepuri Sudhakara Rao, Siva Prasad Embanath","doi":"10.1109/ICIAS.2007.4658614","DOIUrl":null,"url":null,"abstract":"In this paper, an area efficient configurable design for high speed Viterbi decoder suitable for IEEE 802.11 based wireless LAN and IEEE 802.16e based WiMAX has been proposed. This design also supports the puncturing schemes defined in the above wireless standards. An area efficient VLSI design for trace back unit has been proposed in this paper. Synthesis results targeting FPGA and ASIC are included. These results show that the new architecture can achieve good speed, while offering significant area advantage.","PeriodicalId":228083,"journal":{"name":"2007 International Conference on Intelligent and Advanced Systems","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"High speed area efficient configurable Viterbi Decoder for WiFi and WiMAX systems\",\"authors\":\"Sridhar Nandula, Yepuri Sudhakara Rao, Siva Prasad Embanath\",\"doi\":\"10.1109/ICIAS.2007.4658614\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, an area efficient configurable design for high speed Viterbi decoder suitable for IEEE 802.11 based wireless LAN and IEEE 802.16e based WiMAX has been proposed. This design also supports the puncturing schemes defined in the above wireless standards. An area efficient VLSI design for trace back unit has been proposed in this paper. Synthesis results targeting FPGA and ASIC are included. These results show that the new architecture can achieve good speed, while offering significant area advantage.\",\"PeriodicalId\":228083,\"journal\":{\"name\":\"2007 International Conference on Intelligent and Advanced Systems\",\"volume\":\"28 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 International Conference on Intelligent and Advanced Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIAS.2007.4658614\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Conference on Intelligent and Advanced Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIAS.2007.4658614","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
High speed area efficient configurable Viterbi Decoder for WiFi and WiMAX systems
In this paper, an area efficient configurable design for high speed Viterbi decoder suitable for IEEE 802.11 based wireless LAN and IEEE 802.16e based WiMAX has been proposed. This design also supports the puncturing schemes defined in the above wireless standards. An area efficient VLSI design for trace back unit has been proposed in this paper. Synthesis results targeting FPGA and ASIC are included. These results show that the new architecture can achieve good speed, while offering significant area advantage.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
