{"title":"用于无线传感器应用的6.5 GHz CMOS FSK调制器","authors":"Seonghwan Cho, A. Chandrakasan","doi":"10.1109/VLSIC.2002.1015079","DOIUrl":null,"url":null,"abstract":"A 6.5 GHz FSK modulator suitable for low power wireless sensor network is presented. The modulator employs closed loop direct VCO modulation to achieve high data rate, variable loop bandwidth technique for fast start-up rates and /spl Sigma/-/spl Delta/ for reduced power consumption in the divider with fine resolution in channel selection. The synthesizer, implemented in 0.25 /spl mu/m CMOS, achieves 20 /spl mu/s start-up time with an effective data rate of 2.5 Mbps while consuming 22 mW.","PeriodicalId":162493,"journal":{"name":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"A 6.5 GHz CMOS FSK modulator for wireless sensor applications\",\"authors\":\"Seonghwan Cho, A. Chandrakasan\",\"doi\":\"10.1109/VLSIC.2002.1015079\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 6.5 GHz FSK modulator suitable for low power wireless sensor network is presented. The modulator employs closed loop direct VCO modulation to achieve high data rate, variable loop bandwidth technique for fast start-up rates and /spl Sigma/-/spl Delta/ for reduced power consumption in the divider with fine resolution in channel selection. The synthesizer, implemented in 0.25 /spl mu/m CMOS, achieves 20 /spl mu/s start-up time with an effective data rate of 2.5 Mbps while consuming 22 mW.\",\"PeriodicalId\":162493,\"journal\":{\"name\":\"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2002.1015079\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2002.1015079","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 6.5 GHz CMOS FSK modulator for wireless sensor applications
A 6.5 GHz FSK modulator suitable for low power wireless sensor network is presented. The modulator employs closed loop direct VCO modulation to achieve high data rate, variable loop bandwidth technique for fast start-up rates and /spl Sigma/-/spl Delta/ for reduced power consumption in the divider with fine resolution in channel selection. The synthesizer, implemented in 0.25 /spl mu/m CMOS, achieves 20 /spl mu/s start-up time with an effective data rate of 2.5 Mbps while consuming 22 mW.