垂直InAs纳米线MOSFET的高频性能

E. Lind, M. Egard, Sofia Johansson, A. Johansson, B. Borg, C. Thelander, Karl‐Magnus Persson, A. Dey, L. Wernersson
{"title":"垂直InAs纳米线MOSFET的高频性能","authors":"E. Lind, M. Egard, Sofia Johansson, A. Johansson, B. Borg, C. Thelander, Karl‐Magnus Persson, A. Dey, L. Wernersson","doi":"10.1109/ICIPRM.2010.5516010","DOIUrl":null,"url":null,"abstract":"We report on RF characterization of vertical, 100-nm-gate length InAs nanowire MOSFETs, utilizing wrap-gate technology and Al<inf>2</inf>O<inf>3</inf> high-K gate oxide. The transistors show f<inf>t</inf>=5.6 GHz and f<inf>max</inf>=22 GHz, mainly limited by parasitic capacitances. The RF device performance is described using a hybrid-π model taking hole generation at the drain into account. Electrostatic modeling of the parasitic capacitances for arrays of vertical nanowires indicates that a strong reduction in extrinsic capacitances can be achieved for devices with a small inter-wire separation.","PeriodicalId":197102,"journal":{"name":"2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"High frequency performance of vertical InAs nanowire MOSFET\",\"authors\":\"E. Lind, M. Egard, Sofia Johansson, A. Johansson, B. Borg, C. Thelander, Karl‐Magnus Persson, A. Dey, L. Wernersson\",\"doi\":\"10.1109/ICIPRM.2010.5516010\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report on RF characterization of vertical, 100-nm-gate length InAs nanowire MOSFETs, utilizing wrap-gate technology and Al<inf>2</inf>O<inf>3</inf> high-K gate oxide. The transistors show f<inf>t</inf>=5.6 GHz and f<inf>max</inf>=22 GHz, mainly limited by parasitic capacitances. The RF device performance is described using a hybrid-π model taking hole generation at the drain into account. Electrostatic modeling of the parasitic capacitances for arrays of vertical nanowires indicates that a strong reduction in extrinsic capacitances can be achieved for devices with a small inter-wire separation.\",\"PeriodicalId\":197102,\"journal\":{\"name\":\"2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-07-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIPRM.2010.5516010\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 22nd International Conference on Indium Phosphide and Related Materials (IPRM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIPRM.2010.5516010","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

我们报告了垂直,100纳米栅极长度的InAs纳米线mosfet的射频特性,利用包裹栅技术和Al2O3高k栅极氧化物。晶体管显示ft=5.6 GHz和fmax=22 GHz,主要受寄生电容的限制。使用混合-π模型描述了射频器件的性能,考虑了漏极处的空穴产生。垂直纳米线阵列的寄生电容的静电建模表明,对于具有较小线间间距的器件,可以实现外部电容的大幅降低。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
High frequency performance of vertical InAs nanowire MOSFET
We report on RF characterization of vertical, 100-nm-gate length InAs nanowire MOSFETs, utilizing wrap-gate technology and Al2O3 high-K gate oxide. The transistors show ft=5.6 GHz and fmax=22 GHz, mainly limited by parasitic capacitances. The RF device performance is described using a hybrid-π model taking hole generation at the drain into account. Electrostatic modeling of the parasitic capacitances for arrays of vertical nanowires indicates that a strong reduction in extrinsic capacitances can be achieved for devices with a small inter-wire separation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信