基于Tasca法的功率MOSFET超应力脉冲断电模型

N. S. Ismail, I. Ahmad, H. Husain, S. Chuah
{"title":"基于Tasca法的功率MOSFET超应力脉冲断电模型","authors":"N. S. Ismail, I. Ahmad, H. Husain, S. Chuah","doi":"10.1109/SMELEC.2006.380790","DOIUrl":null,"url":null,"abstract":"The objective of this research is to study electrical overstress (EOS) defect at gate oxide for various pulse widths in n-channel power metal-oxide-semiconductor field effect transistor (MOSFET). Moreover, this research also intent to develop power failure model for n-channel power MOSFET according to Tasca method. Electrical overstress does not have EOS standards and quantitative EOS design objectives to tackle this problem. Square pulse testing is used in this research due to easy to generate and simple to analyze. Time-to-failure (tf) is taken for power profiles modeling by observing abrupt drop in voltage waveform seen on oscilloscope. Tasca derived the thermal model by regarded the defect area as a sphere immersed in an infinite medium at ambient temperature. Result from failure analysis on all failed units had shown that hot spot formations begin at gate runner of the die and pulse stress given on VGS has cause gate oxide breakdown. Pulse power failure model for device n-channel power MOSFET can be obtained using Tasca method.","PeriodicalId":136703,"journal":{"name":"2006 IEEE International Conference on Semiconductor Electronics","volume":"2014 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Pulse Power Failure Model Of Power MOSFET Due To Electrical Overstress Using Tasca Method\",\"authors\":\"N. S. Ismail, I. Ahmad, H. Husain, S. Chuah\",\"doi\":\"10.1109/SMELEC.2006.380790\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The objective of this research is to study electrical overstress (EOS) defect at gate oxide for various pulse widths in n-channel power metal-oxide-semiconductor field effect transistor (MOSFET). Moreover, this research also intent to develop power failure model for n-channel power MOSFET according to Tasca method. Electrical overstress does not have EOS standards and quantitative EOS design objectives to tackle this problem. Square pulse testing is used in this research due to easy to generate and simple to analyze. Time-to-failure (tf) is taken for power profiles modeling by observing abrupt drop in voltage waveform seen on oscilloscope. Tasca derived the thermal model by regarded the defect area as a sphere immersed in an infinite medium at ambient temperature. Result from failure analysis on all failed units had shown that hot spot formations begin at gate runner of the die and pulse stress given on VGS has cause gate oxide breakdown. Pulse power failure model for device n-channel power MOSFET can be obtained using Tasca method.\",\"PeriodicalId\":136703,\"journal\":{\"name\":\"2006 IEEE International Conference on Semiconductor Electronics\",\"volume\":\"2014 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Conference on Semiconductor Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMELEC.2006.380790\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on Semiconductor Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMELEC.2006.380790","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本研究的目的是研究n沟道功率金属氧化物半导体场效应晶体管(MOSFET)在不同脉冲宽度下栅极氧化物处的电过应力(EOS)缺陷。此外,本研究还打算根据Tasca方法建立n沟道功率MOSFET的断电模型。电气过度压力没有EOS标准和定量EOS设计目标来解决这个问题。本研究采用方形脉冲测试,因为它易于生成,易于分析。通过观察示波器上电压波形的突然下降,采用故障时间(tf)进行功率曲线建模。Tasca将缺陷区域视为浸入无限介质中的球体,在室温下推导出热模型。对所有失效单元的失效分析结果表明,热点的形成始于模具的浇口流道,在VGS上施加脉冲应力导致浇口氧化物击穿。采用Tasca法可以得到器件n沟道功率MOSFET的脉冲功率失效模型。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Pulse Power Failure Model Of Power MOSFET Due To Electrical Overstress Using Tasca Method
The objective of this research is to study electrical overstress (EOS) defect at gate oxide for various pulse widths in n-channel power metal-oxide-semiconductor field effect transistor (MOSFET). Moreover, this research also intent to develop power failure model for n-channel power MOSFET according to Tasca method. Electrical overstress does not have EOS standards and quantitative EOS design objectives to tackle this problem. Square pulse testing is used in this research due to easy to generate and simple to analyze. Time-to-failure (tf) is taken for power profiles modeling by observing abrupt drop in voltage waveform seen on oscilloscope. Tasca derived the thermal model by regarded the defect area as a sphere immersed in an infinite medium at ambient temperature. Result from failure analysis on all failed units had shown that hot spot formations begin at gate runner of the die and pulse stress given on VGS has cause gate oxide breakdown. Pulse power failure model for device n-channel power MOSFET can be obtained using Tasca method.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信