一个简单有效的压缩方案，测试销减少

Seventh IEEE International High-Level Design Validation and Test Workshop, 2002. Pub Date : 2002-10-27 DOI:10.1109/HLDVT.2002.1224447

M. Flottes, Regis Poirier, B. Rouzeyre

{"title":"一个简单有效的压缩方案，测试销减少","authors":"M. Flottes, Regis Poirier, B. Rouzeyre","doi":"10.1109/HLDVT.2002.1224447","DOIUrl":null,"url":null,"abstract":"We present a simple and effective method for test pin reduction. It must be noticed first that this method is particularly well adapted to the test of SoC since it only deals with test data and does not require any knowledge of the embedded cores. Secondly, it does not induce any delay penalty neither in the circuit itself nor during decompression.","PeriodicalId":179418,"journal":{"name":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-10-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A simple and effective compression scheme for test pins reduction\",\"authors\":\"M. Flottes, Regis Poirier, B. Rouzeyre\",\"doi\":\"10.1109/HLDVT.2002.1224447\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a simple and effective method for test pin reduction. It must be noticed first that this method is particularly well adapted to the test of SoC since it only deals with test data and does not require any knowledge of the embedded cores. Secondly, it does not induce any delay penalty neither in the circuit itself nor during decompression.\",\"PeriodicalId\":179418,\"journal\":{\"name\":\"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-10-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HLDVT.2002.1224447\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HLDVT.2002.1224447","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种简单有效的减小测试引脚的方法。首先必须注意的是，这种方法特别适合SoC的测试，因为它只处理测试数据，不需要任何嵌入式内核的知识。其次，无论是在电路本身还是在解压缩过程中，它都不会引起任何延迟惩罚。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A simple and effective compression scheme for test pins reduction

We present a simple and effective method for test pin reduction. It must be noticed first that this method is particularly well adapted to the test of SoC since it only deals with test data and does not require any knowledge of the embedded cores. Secondly, it does not induce any delay penalty neither in the circuit itself nor during decompression.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.

自引率

0.00%

发文量