J. de Vos, L. Haspeslagh, M. Demand, K. Devriendt, D. Wellekens, S. Beckx, J. V. Houdt
{"title":"一种可扩展的堆叠栅NOR/NAND闪存技术，兼容45纳米以下的高k栅极和金属栅极","authors":"J. de Vos, L. Haspeslagh, M. Demand, K. Devriendt, D. Wellekens, S. Beckx, J. V. Houdt","doi":"10.1109/ICICDT.2006.220783","DOIUrl":null,"url":null,"abstract":"In this paper a scalable stacked gate technology with self-aligned floating gate (FG) is presented. It can be used for both NOR and NAND flash architectures. By introducing high-k materials for the interpoly dielectric (IPD) a planar structure can be used, which allows a much denser structure. It is also shown that the planar structure of the memory cell facilitates the introduction of metal gates. The successful integration of a 110nm stacked gate transistor with high-k IPD and TiN metal gate is illustrated","PeriodicalId":447050,"journal":{"name":"2006 IEEE International Conference on IC Design and Technology","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A scalable Stacked Gate NOR/NAND Flash Technology compatible with high-k and metal gates for sub 45nm generations\",\"authors\":\"J. de Vos, L. Haspeslagh, M. Demand, K. Devriendt, D. Wellekens, S. Beckx, J. V. Houdt\",\"doi\":\"10.1109/ICICDT.2006.220783\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a scalable stacked gate technology with self-aligned floating gate (FG) is presented. It can be used for both NOR and NAND flash architectures. By introducing high-k materials for the interpoly dielectric (IPD) a planar structure can be used, which allows a much denser structure. It is also shown that the planar structure of the memory cell facilitates the introduction of metal gates. The successful integration of a 110nm stacked gate transistor with high-k IPD and TiN metal gate is illustrated\",\"PeriodicalId\":447050,\"journal\":{\"name\":\"2006 IEEE International Conference on IC Design and Technology\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-08-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Conference on IC Design and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2006.220783\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on IC Design and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2006.220783","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A scalable Stacked Gate NOR/NAND Flash Technology compatible with high-k and metal gates for sub 45nm generations
In this paper a scalable stacked gate technology with self-aligned floating gate (FG) is presented. It can be used for both NOR and NAND flash architectures. By introducing high-k materials for the interpoly dielectric (IPD) a planar structure can be used, which allows a much denser structure. It is also shown that the planar structure of the memory cell facilitates the introduction of metal gates. The successful integration of a 110nm stacked gate transistor with high-k IPD and TiN metal gate is illustrated
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
