M. Pastre, M. Kayal, H. Schmid, A. Huber, P. Zwahlen, A. Nguyen, Yufeng Dong
{"title":"一种300Hz 19b DR电容式加速度计，基于五阶ΔΣ回路的多功能前端","authors":"M. Pastre, M. Kayal, H. Schmid, A. Huber, P. Zwahlen, A. Nguyen, Yufeng Dong","doi":"10.1109/ESSCIRC.2009.5326033","DOIUrl":null,"url":null,"abstract":"This paper presents a 5<sup>th</sup>-order ΔΣ capacitive accelerometer. The ΔΣ loop is implemented in mixed signal, the global 5<sup>th</sup>-order filter having a 2<sup>nd</sup>-order analog and a 3<sup>rd</sup>-order digital part. The system can be used with a wide range of sensors, because the mixed-signal front end is programmable. The ASIC developed comprises a voltage-mode preamplifier, two parallel demodulators implementing CDS, and a 7-bit Flash ADC. The latter drives a 3<sup>rd</sup>-order digital filter, which can be configured for different sensor parameters in order to ensure overall loop stability and optimize the noise performance. With a low-noise MEMS sensor, the system achieves a 19-bit DR and a 16-bit SNR, both over a 300Hz bandwidth.","PeriodicalId":258889,"journal":{"name":"2009 Proceedings of ESSCIRC","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-11-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"49","resultStr":"{\"title\":\"A 300Hz 19b DR capacitive accelerometer based on a versatile front end in a 5th-order ΔΣ loop\",\"authors\":\"M. Pastre, M. Kayal, H. Schmid, A. Huber, P. Zwahlen, A. Nguyen, Yufeng Dong\",\"doi\":\"10.1109/ESSCIRC.2009.5326033\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 5<sup>th</sup>-order ΔΣ capacitive accelerometer. The ΔΣ loop is implemented in mixed signal, the global 5<sup>th</sup>-order filter having a 2<sup>nd</sup>-order analog and a 3<sup>rd</sup>-order digital part. The system can be used with a wide range of sensors, because the mixed-signal front end is programmable. The ASIC developed comprises a voltage-mode preamplifier, two parallel demodulators implementing CDS, and a 7-bit Flash ADC. The latter drives a 3<sup>rd</sup>-order digital filter, which can be configured for different sensor parameters in order to ensure overall loop stability and optimize the noise performance. With a low-noise MEMS sensor, the system achieves a 19-bit DR and a 16-bit SNR, both over a 300Hz bandwidth.\",\"PeriodicalId\":258889,\"journal\":{\"name\":\"2009 Proceedings of ESSCIRC\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-11-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"49\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 Proceedings of ESSCIRC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2009.5326033\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Proceedings of ESSCIRC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2009.5326033","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 300Hz 19b DR capacitive accelerometer based on a versatile front end in a 5th-order ΔΣ loop
This paper presents a 5th-order ΔΣ capacitive accelerometer. The ΔΣ loop is implemented in mixed signal, the global 5th-order filter having a 2nd-order analog and a 3rd-order digital part. The system can be used with a wide range of sensors, because the mixed-signal front end is programmable. The ASIC developed comprises a voltage-mode preamplifier, two parallel demodulators implementing CDS, and a 7-bit Flash ADC. The latter drives a 3rd-order digital filter, which can be configured for different sensor parameters in order to ensure overall loop stability and optimize the noise performance. With a low-noise MEMS sensor, the system achieves a 19-bit DR and a 16-bit SNR, both over a 300Hz bandwidth.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
