特邀讲座:先进的CMOS晶体管技术:过去,现在和未来

S. Datta
{"title":"特邀讲座:先进的CMOS晶体管技术:过去,现在和未来","authors":"S. Datta","doi":"10.1109/WMED.2011.5767289","DOIUrl":null,"url":null,"abstract":"Almost half a century later, Gordon Moore's accurate observation that the number of transistors in an integrated circuit doubles every two years continues to be the guiding principle of the semiconductor industry. We have almost taken for granted the apparent corollary; as transistor count increases, each transistor becomes smaller, faster and cheaper. Today, the transistor physical gate length in production is less than 30 nanometer; further brute-force geometric scaling of conventional silicon devices limit faces many fundamental challenges — rising energy consumption, power density and worsening device to device fluctuation being some of the foremost barriers. In this tutorial, I will present the amazing journey of the logic transistor in the last ten years starting with strained channel CMOS transistors, the high-k/metal-gate silicon CMOS transistors and the multiple-gate transistor architecture. Then, I will review the recent breakthroughs in non-silicon (compound semiconductor and germanium) based quantum-well transistor research that are promising transistor architecture for the next decade. I will also describe our research efforts in a new genre of “green” transistors that work on the quantum-mechanical band to band tunneling principle called Tunnel transistors and can operate with the record low energy delay product. Finally, interaction of emerging devices with the circuit and system architecture will also be discussed. This talk will summarize the twenty-first century logic transistor innovations that have and will continue to enhance the energy efficiency and performance of information processing systems through materials, device physics and architectural innovations.","PeriodicalId":443024,"journal":{"name":"2011 IEEE Workshop on Microelectronics and Electron Devices","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Invited tutorial: Advanced CMOS transistor technology: Past, present and future\",\"authors\":\"S. Datta\",\"doi\":\"10.1109/WMED.2011.5767289\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Almost half a century later, Gordon Moore's accurate observation that the number of transistors in an integrated circuit doubles every two years continues to be the guiding principle of the semiconductor industry. We have almost taken for granted the apparent corollary; as transistor count increases, each transistor becomes smaller, faster and cheaper. Today, the transistor physical gate length in production is less than 30 nanometer; further brute-force geometric scaling of conventional silicon devices limit faces many fundamental challenges — rising energy consumption, power density and worsening device to device fluctuation being some of the foremost barriers. In this tutorial, I will present the amazing journey of the logic transistor in the last ten years starting with strained channel CMOS transistors, the high-k/metal-gate silicon CMOS transistors and the multiple-gate transistor architecture. Then, I will review the recent breakthroughs in non-silicon (compound semiconductor and germanium) based quantum-well transistor research that are promising transistor architecture for the next decade. I will also describe our research efforts in a new genre of “green” transistors that work on the quantum-mechanical band to band tunneling principle called Tunnel transistors and can operate with the record low energy delay product. Finally, interaction of emerging devices with the circuit and system architecture will also be discussed. This talk will summarize the twenty-first century logic transistor innovations that have and will continue to enhance the energy efficiency and performance of information processing systems through materials, device physics and architectural innovations.\",\"PeriodicalId\":443024,\"journal\":{\"name\":\"2011 IEEE Workshop on Microelectronics and Electron Devices\",\"volume\":\"20 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-04-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE Workshop on Microelectronics and Electron Devices\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WMED.2011.5767289\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Workshop on Microelectronics and Electron Devices","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WMED.2011.5767289","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

近半个世纪后,戈登·摩尔(Gordon Moore)关于集成电路中晶体管数量每两年翻一番的准确观察,仍然是半导体工业的指导原则。我们几乎把这个显而易见的推论视为理所当然;随着晶体管数量的增加,每个晶体管都变得更小、更快、更便宜。今天,生产中的晶体管物理栅极长度小于30纳米;传统硅器件进一步的几何缩放限制面临着许多根本性的挑战——不断上升的能耗、功率密度和不断恶化的器件间波动是一些最重要的障碍。在本教程中,我将从应变通道CMOS晶体管,高k/金属栅极硅CMOS晶体管和多栅极晶体管架构开始,介绍近十年来逻辑晶体管的惊人之旅。然后,我将回顾最近在基于非硅(化合物半导体和锗)的量子阱晶体管研究方面的突破,这些研究是未来十年有前途的晶体管架构。我还将描述我们在一种新型“绿色”晶体管方面的研究成果,这种晶体管基于量子力学的带到带隧道原理,称为隧道晶体管,可以以创纪录的低能量延迟产品运行。最后,还将讨论新兴器件与电路和系统架构的相互作用。本讲座将总结21世纪逻辑晶体管的创新,这些创新已经并将继续通过材料、器件物理和架构创新来提高能源效率和信息处理系统的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Invited tutorial: Advanced CMOS transistor technology: Past, present and future
Almost half a century later, Gordon Moore's accurate observation that the number of transistors in an integrated circuit doubles every two years continues to be the guiding principle of the semiconductor industry. We have almost taken for granted the apparent corollary; as transistor count increases, each transistor becomes smaller, faster and cheaper. Today, the transistor physical gate length in production is less than 30 nanometer; further brute-force geometric scaling of conventional silicon devices limit faces many fundamental challenges — rising energy consumption, power density and worsening device to device fluctuation being some of the foremost barriers. In this tutorial, I will present the amazing journey of the logic transistor in the last ten years starting with strained channel CMOS transistors, the high-k/metal-gate silicon CMOS transistors and the multiple-gate transistor architecture. Then, I will review the recent breakthroughs in non-silicon (compound semiconductor and germanium) based quantum-well transistor research that are promising transistor architecture for the next decade. I will also describe our research efforts in a new genre of “green” transistors that work on the quantum-mechanical band to band tunneling principle called Tunnel transistors and can operate with the record low energy delay product. Finally, interaction of emerging devices with the circuit and system architecture will also be discussed. This talk will summarize the twenty-first century logic transistor innovations that have and will continue to enhance the energy efficiency and performance of information processing systems through materials, device physics and architectural innovations.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信