所有在一个315MHz问UHF接收机

The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings. Pub Date : 2004-12-06 DOI:10.1109/APCCAS.2004.1413013

Yang-Han Lee, Jiann-Jong Chen, Chao-Chung Huang, Cheng-Ming Shih, Hsuan-Fan Chen

{"title":"所有在一个315MHz问UHF接收机","authors":"Yang-Han Lee, Jiann-Jong Chen, Chao-Chung Huang, Cheng-Ming Shih, Hsuan-Fan Chen","doi":"10.1109/APCCAS.2004.1413013","DOIUrl":null,"url":null,"abstract":"An all in one integrated 315 MHz ASK UHF receiver is proposed in this paper. This receiver is a monolithic ultra-high frequency (UHF) receiver including radio-frequency (RF) front-end, intermediate-frequency (IF) stage, base-band stage and final filter without any spiral inductor. The proposed receiver was implemented with UMC 0.5 /spl mu/m CMOS DPDM processes. The sensitivity of the proposed receiver is -73 dBm. Its data rate can be operated at 2.4 kbits. The power consumption of this chip is 65 mW. The chip size is 1370/spl times/1370 /spl mu/m/sup 2/.","PeriodicalId":426683,"journal":{"name":"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-12-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"All in one 315MHz ASK UHF receiver\",\"authors\":\"Yang-Han Lee, Jiann-Jong Chen, Chao-Chung Huang, Cheng-Ming Shih, Hsuan-Fan Chen\",\"doi\":\"10.1109/APCCAS.2004.1413013\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An all in one integrated 315 MHz ASK UHF receiver is proposed in this paper. This receiver is a monolithic ultra-high frequency (UHF) receiver including radio-frequency (RF) front-end, intermediate-frequency (IF) stage, base-band stage and final filter without any spiral inductor. The proposed receiver was implemented with UMC 0.5 /spl mu/m CMOS DPDM processes. The sensitivity of the proposed receiver is -73 dBm. Its data rate can be operated at 2.4 kbits. The power consumption of this chip is 65 mW. The chip size is 1370/spl times/1370 /spl mu/m/sup 2/.\",\"PeriodicalId\":426683,\"journal\":{\"name\":\"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-12-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.2004.1413013\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2004.1413013","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一种全合一315mhz ASK超高频接收机。该接收机是一个单片超高频(UHF)接收机，包括射频(RF)前端，中频(IF)级，基带级和无任何螺旋电感的最终滤波器。该接收机采用UMC 0.5 /spl mu/m CMOS DPDM工艺实现。该接收机的灵敏度为-73 dBm。其数据速率可达2.4 kbit。该芯片的功耗为65兆瓦。芯片尺寸为1370/spl倍/1370 /spl μ /m/sup 2/。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

All in one 315MHz ASK UHF receiver

An all in one integrated 315 MHz ASK UHF receiver is proposed in this paper. This receiver is a monolithic ultra-high frequency (UHF) receiver including radio-frequency (RF) front-end, intermediate-frequency (IF) stage, base-band stage and final filter without any spiral inductor. The proposed receiver was implemented with UMC 0.5 /spl mu/m CMOS DPDM processes. The sensitivity of the proposed receiver is -73 dBm. Its data rate can be operated at 2.4 kbits. The power consumption of this chip is 65 mW. The chip size is 1370/spl times/1370 /spl mu/m/sup 2/.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.

自引率

0.00%

发文量