InP hfet中陷阱相关漏极滞后效应的研究

A. Gautier-Levine, P. Audren, G. Post, M. Favennec, J. Dumas
{"title":"InP hfet中陷阱相关漏极滞后效应的研究","authors":"A. Gautier-Levine, P. Audren, G. Post, M. Favennec, J. Dumas","doi":"10.1109/ICIPRM.1996.492382","DOIUrl":null,"url":null,"abstract":"The drain lag effect is a low frequency parasitic response of field effect transistors on III-V semiconductors. HFET devices were fabricated with InP semiconductor and quaternary lattice-matched compound channels, respectively. From the study of the drain lag value of these two types of devices, the importance of proper technological processes is emphasized.","PeriodicalId":268278,"journal":{"name":"Proceedings of 8th International Conference on Indium Phosphide and Related Materials","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-04-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A study of trap related drain lag effects in InP HFETs\",\"authors\":\"A. Gautier-Levine, P. Audren, G. Post, M. Favennec, J. Dumas\",\"doi\":\"10.1109/ICIPRM.1996.492382\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The drain lag effect is a low frequency parasitic response of field effect transistors on III-V semiconductors. HFET devices were fabricated with InP semiconductor and quaternary lattice-matched compound channels, respectively. From the study of the drain lag value of these two types of devices, the importance of proper technological processes is emphasized.\",\"PeriodicalId\":268278,\"journal\":{\"name\":\"Proceedings of 8th International Conference on Indium Phosphide and Related Materials\",\"volume\":\"43 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-04-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 8th International Conference on Indium Phosphide and Related Materials\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIPRM.1996.492382\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 8th International Conference on Indium Phosphide and Related Materials","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIPRM.1996.492382","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

漏极滞后效应是III-V型半导体上场效应晶体管的低频寄生效应。分别用InP半导体和四元晶格匹配的化合物通道制备了HFET器件。通过对这两种器件漏极滞后值的研究,强调了合理的工艺流程的重要性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A study of trap related drain lag effects in InP HFETs
The drain lag effect is a low frequency parasitic response of field effect transistors on III-V semiconductors. HFET devices were fabricated with InP semiconductor and quaternary lattice-matched compound channels, respectively. From the study of the drain lag value of these two types of devices, the importance of proper technological processes is emphasized.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信