大规模并行测试中问题测试点的互相关检测方法

Praise O. Farayola, Isaac Bruce, Shravan K. Chaganti, Abalhassan Sheikh, S. Ravi, Degang Chen
{"title":"大规模并行测试中问题测试点的互相关检测方法","authors":"Praise O. Farayola, Isaac Bruce, Shravan K. Chaganti, Abalhassan Sheikh, S. Ravi, Degang Chen","doi":"10.1109/DFT56152.2022.9962367","DOIUrl":null,"url":null,"abstract":"Parallel (multi-site) testing has become one of the semiconductor industry’s standards for testing chips. The method tests multiple chips in parallel, increasing throughput and cutting test time and costs. In digital IC testing, the number of sites has currently reached the level of thousands. However, the site count is still significantly lower when accurate analog testing is required. Due to the increased complexity involved in managing multiple test sites, variations are now being observed in the measurements from site to site for analog and mixed-signal testing. Some test sites’ measurements no longer reflect the true performance of the device under test (DUT) and can lead to yield loss and possible test escapes. As it is a recent issue, very little work has been done on robust and accurate detection of issue sites. We project that it will be an important issue in the future, especially as the number of test sites in multi-site analog testing continues to increase. A method capable of effectively detecting test sites exhibiting pronounced multi-site variation is presented. The proposed method utilizes the cross-correlation similarity between the distribution of each test site and a reference distribution to detect issue sites. Boundary conditions are derived for the method using a significance level, and a site is considered an issue site if the proposed method scores for that site fall outside the derived boundary for each measured specification. The method is applied to real test data from the industry. The presented results demonstrate the effectiveness of the approach.","PeriodicalId":411011,"journal":{"name":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Cross-Correlation Approach to Detecting Issue Test Sites in Massive Parallel Testing\",\"authors\":\"Praise O. Farayola, Isaac Bruce, Shravan K. Chaganti, Abalhassan Sheikh, S. Ravi, Degang Chen\",\"doi\":\"10.1109/DFT56152.2022.9962367\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Parallel (multi-site) testing has become one of the semiconductor industry’s standards for testing chips. The method tests multiple chips in parallel, increasing throughput and cutting test time and costs. In digital IC testing, the number of sites has currently reached the level of thousands. However, the site count is still significantly lower when accurate analog testing is required. Due to the increased complexity involved in managing multiple test sites, variations are now being observed in the measurements from site to site for analog and mixed-signal testing. Some test sites’ measurements no longer reflect the true performance of the device under test (DUT) and can lead to yield loss and possible test escapes. As it is a recent issue, very little work has been done on robust and accurate detection of issue sites. We project that it will be an important issue in the future, especially as the number of test sites in multi-site analog testing continues to increase. A method capable of effectively detecting test sites exhibiting pronounced multi-site variation is presented. The proposed method utilizes the cross-correlation similarity between the distribution of each test site and a reference distribution to detect issue sites. Boundary conditions are derived for the method using a significance level, and a site is considered an issue site if the proposed method scores for that site fall outside the derived boundary for each measured specification. The method is applied to real test data from the industry. The presented results demonstrate the effectiveness of the approach.\",\"PeriodicalId\":411011,\"journal\":{\"name\":\"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFT56152.2022.9962367\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT56152.2022.9962367","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

并行(多点)测试已成为半导体行业测试芯片的标准之一。该方法并行测试多个芯片,提高了吞吐量,减少了测试时间和成本。在数字集成电路测试中,站点数量目前已达到数千个的水平。然而,当需要精确的模拟测试时,站点计数仍然显着降低。由于管理多个测试站点的复杂性增加,现在在模拟和混合信号测试的不同站点的测量中观察到变化。一些测试点的测量不再反映被测设备(DUT)的真实性能,并可能导致产量损失和可能的测试逃逸。由于这是一个最近的问题,因此在健壮和准确地检测问题地点方面所做的工作很少。我们预计这将是未来的一个重要问题,特别是随着多站点模拟测试的测试站点数量不断增加。提出了一种能够有效检测具有明显多位点变异的试验点的方法。该方法利用各试验点分布与参考分布之间的互相关相似性来检测问题点。使用显著性水平为该方法导出边界条件,如果该站点的建议方法得分落在每个测量规范的导出边界之外,则将该站点视为问题站点。将该方法应用于实际工业试验数据。给出的结果证明了该方法的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Cross-Correlation Approach to Detecting Issue Test Sites in Massive Parallel Testing
Parallel (multi-site) testing has become one of the semiconductor industry’s standards for testing chips. The method tests multiple chips in parallel, increasing throughput and cutting test time and costs. In digital IC testing, the number of sites has currently reached the level of thousands. However, the site count is still significantly lower when accurate analog testing is required. Due to the increased complexity involved in managing multiple test sites, variations are now being observed in the measurements from site to site for analog and mixed-signal testing. Some test sites’ measurements no longer reflect the true performance of the device under test (DUT) and can lead to yield loss and possible test escapes. As it is a recent issue, very little work has been done on robust and accurate detection of issue sites. We project that it will be an important issue in the future, especially as the number of test sites in multi-site analog testing continues to increase. A method capable of effectively detecting test sites exhibiting pronounced multi-site variation is presented. The proposed method utilizes the cross-correlation similarity between the distribution of each test site and a reference distribution to detect issue sites. Boundary conditions are derived for the method using a significance level, and a site is considered an issue site if the proposed method scores for that site fall outside the derived boundary for each measured specification. The method is applied to real test data from the industry. The presented results demonstrate the effectiveness of the approach.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信