Xinfu Liu, K.Y. Wu, Jianghua Ju, H. Ho, Xing Yu, S. Chen
{"title":"深亚微米超低功耗CMOS器件设计与优化","authors":"Xinfu Liu, K.Y. Wu, Jianghua Ju, H. Ho, Xing Yu, S. Chen","doi":"10.1109/IWJT.2004.1306872","DOIUrl":null,"url":null,"abstract":"In this work, CMOS devices with very low leakage current (Ioff) are studied for Ultra Low Power (ULP) applications. The ULP is targeted for worst-case Ioff <0.5 pA//spl mu/m. We used our 0.15 /spl mu/m and 0.18 /spl mu/m base line process to optimize the Vt, LDD, pocket and S/D implant to reduce device GIDL, poly edge junction leakage, band to band leakage and DIBL. A ULP product, CMOS I Mbit SRAM with measured minimum standby current < 10 /spl mu/A were fabricated successfully.","PeriodicalId":342825,"journal":{"name":"The Fourth International Workshop on Junction Technology, 2004. IWJT '04.","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-03-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Deep sub-micron ultra-low power CMOS device design and optimization\",\"authors\":\"Xinfu Liu, K.Y. Wu, Jianghua Ju, H. Ho, Xing Yu, S. Chen\",\"doi\":\"10.1109/IWJT.2004.1306872\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, CMOS devices with very low leakage current (Ioff) are studied for Ultra Low Power (ULP) applications. The ULP is targeted for worst-case Ioff <0.5 pA//spl mu/m. We used our 0.15 /spl mu/m and 0.18 /spl mu/m base line process to optimize the Vt, LDD, pocket and S/D implant to reduce device GIDL, poly edge junction leakage, band to band leakage and DIBL. A ULP product, CMOS I Mbit SRAM with measured minimum standby current < 10 /spl mu/A were fabricated successfully.\",\"PeriodicalId\":342825,\"journal\":{\"name\":\"The Fourth International Workshop on Junction Technology, 2004. IWJT '04.\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-03-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The Fourth International Workshop on Junction Technology, 2004. IWJT '04.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWJT.2004.1306872\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The Fourth International Workshop on Junction Technology, 2004. IWJT '04.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWJT.2004.1306872","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Deep sub-micron ultra-low power CMOS device design and optimization
In this work, CMOS devices with very low leakage current (Ioff) are studied for Ultra Low Power (ULP) applications. The ULP is targeted for worst-case Ioff <0.5 pA//spl mu/m. We used our 0.15 /spl mu/m and 0.18 /spl mu/m base line process to optimize the Vt, LDD, pocket and S/D implant to reduce device GIDL, poly edge junction leakage, band to band leakage and DIBL. A ULP product, CMOS I Mbit SRAM with measured minimum standby current < 10 /spl mu/A were fabricated successfully.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
