用于分布式交换机系统的0.13µm CMOS低功耗高精度DAC

Tingting Shi, Sijian Hou, Ping Luo, Ruhui Yang, Jun Chen, Shaowei Zhen, Bo Zhang
{"title":"用于分布式交换机系统的0.13µm CMOS低功耗高精度DAC","authors":"Tingting Shi, Sijian Hou, Ping Luo, Ruhui Yang, Jun Chen, Shaowei Zhen, Bo Zhang","doi":"10.1109/ICCCAS.2010.5581929","DOIUrl":null,"url":null,"abstract":"A low power and high precision digital to analog converter (DAC) for Dynamic Voltage Scaling (DVS) system is presented and demonstrated in this paper. Based on conventional resistor string architecture, the DAC is compensated by digitally controlled on-resistance network to improve output precision. The proposed 5-bit DAC can produce 0.7V∼1.475V, 25mV per step voltage as programmable reference in DVS system. The DAC is implemented by 0.13µm CMOS technology. The static power dissipation is 26.4µW when the power supply voltage is 3.3V and the reference voltage is 0.61V. The simulation results show that the output error is decreased from 5.64mV to 0.43mV after digital calibration. The conversion speed is less than 2.5µs; the digital input code transition frequency of the proposed DAC can reach 400K Hz. The performance satisfies the requirement of DVS system.","PeriodicalId":199950,"journal":{"name":"2010 International Conference on Communications, Circuits and Systems (ICCCAS)","volume":"12 3","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A low power and high precision DAC in 0.13µm CMOS for DVS system\",\"authors\":\"Tingting Shi, Sijian Hou, Ping Luo, Ruhui Yang, Jun Chen, Shaowei Zhen, Bo Zhang\",\"doi\":\"10.1109/ICCCAS.2010.5581929\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A low power and high precision digital to analog converter (DAC) for Dynamic Voltage Scaling (DVS) system is presented and demonstrated in this paper. Based on conventional resistor string architecture, the DAC is compensated by digitally controlled on-resistance network to improve output precision. The proposed 5-bit DAC can produce 0.7V∼1.475V, 25mV per step voltage as programmable reference in DVS system. The DAC is implemented by 0.13µm CMOS technology. The static power dissipation is 26.4µW when the power supply voltage is 3.3V and the reference voltage is 0.61V. The simulation results show that the output error is decreased from 5.64mV to 0.43mV after digital calibration. The conversion speed is less than 2.5µs; the digital input code transition frequency of the proposed DAC can reach 400K Hz. The performance satisfies the requirement of DVS system.\",\"PeriodicalId\":199950,\"journal\":{\"name\":\"2010 International Conference on Communications, Circuits and Systems (ICCCAS)\",\"volume\":\"12 3\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-07-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 International Conference on Communications, Circuits and Systems (ICCCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCCAS.2010.5581929\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International Conference on Communications, Circuits and Systems (ICCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCCAS.2010.5581929","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

介绍了一种用于动态电压缩放(DVS)系统的低功耗高精度数模转换器(DAC)。在传统电阻串结构的基础上,采用数字控制导通电阻网络进行补偿,提高了输出精度。所提出的5位DAC可以产生0.7V ~ 1.475V,每步25mV的电压,作为DVS系统的可编程参考电压。该DAC采用0.13µm CMOS技术实现。当电源电压为3.3V,参考电压为0.61V时,静态功耗为26.4µW。仿真结果表明,经过数字校正后,输出误差由5.64mV减小到0.43mV。转换速度小于2.5µs;该DAC的数字输入码转换频率可达400K Hz。性能满足分布式交换机的要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A low power and high precision DAC in 0.13µm CMOS for DVS system
A low power and high precision digital to analog converter (DAC) for Dynamic Voltage Scaling (DVS) system is presented and demonstrated in this paper. Based on conventional resistor string architecture, the DAC is compensated by digitally controlled on-resistance network to improve output precision. The proposed 5-bit DAC can produce 0.7V∼1.475V, 25mV per step voltage as programmable reference in DVS system. The DAC is implemented by 0.13µm CMOS technology. The static power dissipation is 26.4µW when the power supply voltage is 3.3V and the reference voltage is 0.61V. The simulation results show that the output error is decreased from 5.64mV to 0.43mV after digital calibration. The conversion speed is less than 2.5µs; the digital input code transition frequency of the proposed DAC can reach 400K Hz. The performance satisfies the requirement of DVS system.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信