13.56 MHz智能卡标签IC射频功率采集模块高稳定带隙参考电路设计

T. Adiono, Prasetiyo, S. Harimurti, Khilda Afifah, A. H. Salman
{"title":"13.56 MHz智能卡标签IC射频功率采集模块高稳定带隙参考电路设计","authors":"T. Adiono, Prasetiyo, S. Harimurti, Khilda Afifah, A. H. Salman","doi":"10.1109/ISOCC.2017.8368919","DOIUrl":null,"url":null,"abstract":"Design of a temperature compensated and a highly stable bandgap voltage reference (BGR) circuit is presented in this paper. The design is used for power harvester in a 13.56 MHz smart card tag IC. In order to provide a high-power supply rejection ratio (PSRR) and wide range input supply, the bandgap reference circuit is enhanced by a pre-regulator circuit. The pre-regulator circuit is designed using differential amplifier to form a Low-dropout (LDO) regulator with a feedback to BGR core circuit. The pre-regulator circuit mainly improves the stability of output voltage when the input voltage changes. In bandgap core circuit, the reference voltage is obtained by compensating the negative temperature coefficient (CTAT) with a positive temperature coefficient (PTAT). Therefore, the output voltage can be kept stable when the temperature changes. Additionally, the start-up circuit is designed to overcome zero current condition in BGR circuit during the power starts on and this circuit turns off after the whole circuit reaches the desired operating point. This paper provides both the schematic and layout design implemented in 180nm CMOS technology. From the simulation result, the output voltage has a temperature coefficient of −0.26 mV/°C with temperature range from −50 °C to 125 °C and PSRR of −116 dB at DC with input voltage supply range of 1.8–6 V. The output voltage reference is stable around 1.143 V at the operating point region.","PeriodicalId":248826,"journal":{"name":"2017 International SoC Design Conference (ISOCC)","volume":"7 5","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of highly stable bandgap reference circuit for RF power harvester module of a 13.56 MHz smart card tag IC\",\"authors\":\"T. Adiono, Prasetiyo, S. Harimurti, Khilda Afifah, A. H. Salman\",\"doi\":\"10.1109/ISOCC.2017.8368919\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Design of a temperature compensated and a highly stable bandgap voltage reference (BGR) circuit is presented in this paper. The design is used for power harvester in a 13.56 MHz smart card tag IC. In order to provide a high-power supply rejection ratio (PSRR) and wide range input supply, the bandgap reference circuit is enhanced by a pre-regulator circuit. The pre-regulator circuit is designed using differential amplifier to form a Low-dropout (LDO) regulator with a feedback to BGR core circuit. The pre-regulator circuit mainly improves the stability of output voltage when the input voltage changes. In bandgap core circuit, the reference voltage is obtained by compensating the negative temperature coefficient (CTAT) with a positive temperature coefficient (PTAT). Therefore, the output voltage can be kept stable when the temperature changes. Additionally, the start-up circuit is designed to overcome zero current condition in BGR circuit during the power starts on and this circuit turns off after the whole circuit reaches the desired operating point. This paper provides both the schematic and layout design implemented in 180nm CMOS technology. From the simulation result, the output voltage has a temperature coefficient of −0.26 mV/°C with temperature range from −50 °C to 125 °C and PSRR of −116 dB at DC with input voltage supply range of 1.8–6 V. The output voltage reference is stable around 1.143 V at the operating point region.\",\"PeriodicalId\":248826,\"journal\":{\"name\":\"2017 International SoC Design Conference (ISOCC)\",\"volume\":\"7 5\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 International SoC Design Conference (ISOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISOCC.2017.8368919\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC.2017.8368919","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文设计了一种温度补偿和高稳定带隙基准电压电路。该设计用于13.56 MHz智能卡标签IC中的功率采集器,为了提供高电源抑制比(PSRR)和宽范围的输入电源,带隙参考电路通过预稳压电路增强。采用差分放大器设计预稳压电路,形成低差(LDO)稳压电路,并对BGR核心电路进行反馈。预稳压电路主要提高输入电压变化时输出电压的稳定性。在带隙铁芯电路中,参考电压是通过用正温度系数补偿负温度系数得到的。因此,当温度变化时,输出电压可以保持稳定。此外,启动电路的设计是为了克服BGR电路在电源启动时电流为零的情况,当整个电路达到所需的工作点后,该电路关闭。本文给出了在180nm CMOS技术上实现的原理图和版图设计。仿真结果表明,输出电压温度系数为- 0.26 mV/°C,温度范围为- 50°C ~ 125°C,直流时PSRR为- 116 dB,输入电压供应范围为1.8 ~ 6 V。在工作点区域,输出基准电压稳定在1.143 V左右。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of highly stable bandgap reference circuit for RF power harvester module of a 13.56 MHz smart card tag IC
Design of a temperature compensated and a highly stable bandgap voltage reference (BGR) circuit is presented in this paper. The design is used for power harvester in a 13.56 MHz smart card tag IC. In order to provide a high-power supply rejection ratio (PSRR) and wide range input supply, the bandgap reference circuit is enhanced by a pre-regulator circuit. The pre-regulator circuit is designed using differential amplifier to form a Low-dropout (LDO) regulator with a feedback to BGR core circuit. The pre-regulator circuit mainly improves the stability of output voltage when the input voltage changes. In bandgap core circuit, the reference voltage is obtained by compensating the negative temperature coefficient (CTAT) with a positive temperature coefficient (PTAT). Therefore, the output voltage can be kept stable when the temperature changes. Additionally, the start-up circuit is designed to overcome zero current condition in BGR circuit during the power starts on and this circuit turns off after the whole circuit reaches the desired operating point. This paper provides both the schematic and layout design implemented in 180nm CMOS technology. From the simulation result, the output voltage has a temperature coefficient of −0.26 mV/°C with temperature range from −50 °C to 125 °C and PSRR of −116 dB at DC with input voltage supply range of 1.8–6 V. The output voltage reference is stable around 1.143 V at the operating point region.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信