MHz集成同步降压DC-DC变换器最优功率级分割算法的思考

Xiaopeng Wang, A. Huang
{"title":"MHz集成同步降压DC-DC变换器最优功率级分割算法的思考","authors":"Xiaopeng Wang, A. Huang","doi":"10.1109/ISPSD.2011.5890821","DOIUrl":null,"url":null,"abstract":"For those MHz integrated synchronous Buck DC-DC converters (ISBC), a power stage segmentation technique might be applied for the sake of improving light load efficiency. The paper discusses the difference about efficiency in the case that losses contributions from Cds and Cgd in inactive power FET subcells are considered or not and indicates the existence of efficiency optimization's saturation effect in respect to the number of active power FET cells. After that, the paper presents the variation characteristics of power FET rdson using On-Semi SCN05 technology's eight manufacturing runs and temperature shift as two example cases. The variation of rdson implies that practical efficiency might deviate from an expected one, provided that the number of active power FET subcells is selected to be linearly proportional to the load current as that implemented in nowadays power FET width segmentation algorithms. Finally, the paper suggests a novel segmentation algorithm with automatic rdson compensation ability.","PeriodicalId":132504,"journal":{"name":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","volume":"11 18","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Considerations on the optimal power stage segmentation algorithm for MHz integrated synchronous Buck DC-DC converters\",\"authors\":\"Xiaopeng Wang, A. Huang\",\"doi\":\"10.1109/ISPSD.2011.5890821\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"For those MHz integrated synchronous Buck DC-DC converters (ISBC), a power stage segmentation technique might be applied for the sake of improving light load efficiency. The paper discusses the difference about efficiency in the case that losses contributions from Cds and Cgd in inactive power FET subcells are considered or not and indicates the existence of efficiency optimization's saturation effect in respect to the number of active power FET cells. After that, the paper presents the variation characteristics of power FET rdson using On-Semi SCN05 technology's eight manufacturing runs and temperature shift as two example cases. The variation of rdson implies that practical efficiency might deviate from an expected one, provided that the number of active power FET subcells is selected to be linearly proportional to the load current as that implemented in nowadays power FET width segmentation algorithms. Finally, the paper suggests a novel segmentation algorithm with automatic rdson compensation ability.\",\"PeriodicalId\":132504,\"journal\":{\"name\":\"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs\",\"volume\":\"11 18\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2011.5890821\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2011.5890821","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

对于MHz集成同步降压型DC-DC变换器(ISBC),可以采用功率级分割技术来提高轻载效率。本文讨论了不考虑Cds和Cgd损耗对无功功率场效应管亚单元效率的影响,并指出效率优化的饱和效应存在于有功功率场效应管的数量上。在此基础上,以On-Semi SCN05技术的8次制程和温度变化为例,分析了功率场效应管的变化特性。在现有功率场效应管宽度分割算法中,如果选择与负载电流成线性比例的有功功率场效应管子单元数,则rdson的变化意味着实际效率可能偏离预期效率。最后,提出了一种具有自动色差补偿能力的分割算法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Considerations on the optimal power stage segmentation algorithm for MHz integrated synchronous Buck DC-DC converters
For those MHz integrated synchronous Buck DC-DC converters (ISBC), a power stage segmentation technique might be applied for the sake of improving light load efficiency. The paper discusses the difference about efficiency in the case that losses contributions from Cds and Cgd in inactive power FET subcells are considered or not and indicates the existence of efficiency optimization's saturation effect in respect to the number of active power FET cells. After that, the paper presents the variation characteristics of power FET rdson using On-Semi SCN05 technology's eight manufacturing runs and temperature shift as two example cases. The variation of rdson implies that practical efficiency might deviate from an expected one, provided that the number of active power FET subcells is selected to be linearly proportional to the load current as that implemented in nowadays power FET width segmentation algorithms. Finally, the paper suggests a novel segmentation algorithm with automatic rdson compensation ability.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信