Keun Wook Shin, Sang-Moon Lee, Kiyoung Lee, E. Yoon
{"title":"在MOCVD中使用Ge缓冲层在Si(001)衬底上外延生长InP","authors":"Keun Wook Shin, Sang-Moon Lee, Kiyoung Lee, E. Yoon","doi":"10.1109/EDTM55494.2023.10102975","DOIUrl":null,"url":null,"abstract":"In this study, we grew InP heteroepitaxial layers on Si(001) substrates with Ge buffer layers. We found out that surface of InP layer was smoothened by adjusting Ge buffer layer. In addition, the suppression of planar defects in InP leaded to the improved crystallinity and optical properties, in spite of the increased threading dislocations. Our study suggested the possibility of combination of III-V and Ge for the future CMOS technologies.","PeriodicalId":418413,"journal":{"name":"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)","volume":"107 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Heteroepitaxial InP growth on a Si(001) substrate using a Ge buffer layer in MOCVD\",\"authors\":\"Keun Wook Shin, Sang-Moon Lee, Kiyoung Lee, E. Yoon\",\"doi\":\"10.1109/EDTM55494.2023.10102975\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this study, we grew InP heteroepitaxial layers on Si(001) substrates with Ge buffer layers. We found out that surface of InP layer was smoothened by adjusting Ge buffer layer. In addition, the suppression of planar defects in InP leaded to the improved crystallinity and optical properties, in spite of the increased threading dislocations. Our study suggested the possibility of combination of III-V and Ge for the future CMOS technologies.\",\"PeriodicalId\":418413,\"journal\":{\"name\":\"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)\",\"volume\":\"107 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-03-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDTM55494.2023.10102975\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDTM55494.2023.10102975","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Heteroepitaxial InP growth on a Si(001) substrate using a Ge buffer layer in MOCVD
In this study, we grew InP heteroepitaxial layers on Si(001) substrates with Ge buffer layers. We found out that surface of InP layer was smoothened by adjusting Ge buffer layer. In addition, the suppression of planar defects in InP leaded to the improved crystallinity and optical properties, in spite of the increased threading dislocations. Our study suggested the possibility of combination of III-V and Ge for the future CMOS technologies.