多厂商2.5 v DLL，支持1.6 gb /s rdram

1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326) Pub Date : 1999-06-17 DOI:10.1109/VLSIC.1999.797268

C. Portmann, A. Chu, N. Hays, S. Sidiropoulos, D. Stark, P. Chau, K. Donnelly, B. Garlepp

{"title":"多厂商2.5 v DLL，支持1.6 gb /s rdram","authors":"C. Portmann, A. Chu, N. Hays, S. Sidiropoulos, D. Stark, P. Chau, K. Donnelly, B. Garlepp","doi":"10.1109/VLSIC.1999.797268","DOIUrl":null,"url":null,"abstract":"A DLL design and porting methodology have been described to enable multiple vendors to create a 400 MHz DLL from a template design in a 0.25 /spl mu/m, 64 Mb DRAM process.","PeriodicalId":433264,"journal":{"name":"1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)","volume":"102 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-06-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A multiple vendor 2.5-V DLL for 1.6-GB/s RDRAMs\",\"authors\":\"C. Portmann, A. Chu, N. Hays, S. Sidiropoulos, D. Stark, P. Chau, K. Donnelly, B. Garlepp\",\"doi\":\"10.1109/VLSIC.1999.797268\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A DLL design and porting methodology have been described to enable multiple vendors to create a 400 MHz DLL from a template design in a 0.25 /spl mu/m, 64 Mb DRAM process.\",\"PeriodicalId\":433264,\"journal\":{\"name\":\"1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)\",\"volume\":\"102 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-06-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1999.797268\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1999.797268","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

描述了一种DLL设计和移植方法，使多个供应商能够在0.25 /spl mu/m的64 Mb DRAM进程中从模板设计创建400 MHz DLL。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A multiple vendor 2.5-V DLL for 1.6-GB/s RDRAMs

A DLL design and porting methodology have been described to enable multiple vendors to create a 400 MHz DLL from a template design in a 0.25 /spl mu/m, 64 Mb DRAM process.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)

自引率

0.00%

发文量