基于netfpga的OpenFlow交换机上WFQ算法的硬件高效实现

Hải Trần Thị Hồng, Quy Bien Xuan, Duong Doan Van, N. P. Ngoc, Thanh Tam Nguyen Huu
{"title":"基于netfpga的OpenFlow交换机上WFQ算法的硬件高效实现","authors":"Hải Trần Thị Hồng, Quy Bien Xuan, Duong Doan Van, N. P. Ngoc, Thanh Tam Nguyen Huu","doi":"10.1109/ATC.2016.7764821","DOIUrl":null,"url":null,"abstract":"The development of network services makes their requirements for bandwidth become higher and more various, which leads to difficulty in Quality of Service (QoS) guarantee. In this paper, an OpenFlow switch featuring Weighted Fair Queuing (WFQ) algorithm is proposed. The system is implemented into NetFPGA 1G board which utilizes Xilinx Virtex II Pro 50 technology. The results have shown that our circuit can deliver adequate level of QoS at a throughput of 8 Gbps in its current implementation. Due to the flexibility of the design, the WFQ circuit can be targeted for later technologies in order to provide higher throughput.","PeriodicalId":225413,"journal":{"name":"2016 International Conference on Advanced Technologies for Communications (ATC)","volume":"83 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Hardware-efficient implementation of WFQ algorithm on NetFPGA-based OpenFlow switch\",\"authors\":\"Hải Trần Thị Hồng, Quy Bien Xuan, Duong Doan Van, N. P. Ngoc, Thanh Tam Nguyen Huu\",\"doi\":\"10.1109/ATC.2016.7764821\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The development of network services makes their requirements for bandwidth become higher and more various, which leads to difficulty in Quality of Service (QoS) guarantee. In this paper, an OpenFlow switch featuring Weighted Fair Queuing (WFQ) algorithm is proposed. The system is implemented into NetFPGA 1G board which utilizes Xilinx Virtex II Pro 50 technology. The results have shown that our circuit can deliver adequate level of QoS at a throughput of 8 Gbps in its current implementation. Due to the flexibility of the design, the WFQ circuit can be targeted for later technologies in order to provide higher throughput.\",\"PeriodicalId\":225413,\"journal\":{\"name\":\"2016 International Conference on Advanced Technologies for Communications (ATC)\",\"volume\":\"83 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 International Conference on Advanced Technologies for Communications (ATC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ATC.2016.7764821\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Conference on Advanced Technologies for Communications (ATC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATC.2016.7764821","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

网络业务的发展使其对带宽的要求越来越高、越来越多样化,这导致了服务质量(QoS)的难以保证。提出了一种基于加权公平排队(Weighted Fair Queuing, WFQ)算法的OpenFlow交换机。该系统是在采用Xilinx Virtex II Pro 50技术的NetFPGA 1G板上实现的。结果表明,在目前的实现中,我们的电路可以在8 Gbps的吞吐量下提供足够的QoS水平。由于设计的灵活性,WFQ电路可以针对以后的技术,以提供更高的吞吐量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Hardware-efficient implementation of WFQ algorithm on NetFPGA-based OpenFlow switch
The development of network services makes their requirements for bandwidth become higher and more various, which leads to difficulty in Quality of Service (QoS) guarantee. In this paper, an OpenFlow switch featuring Weighted Fair Queuing (WFQ) algorithm is proposed. The system is implemented into NetFPGA 1G board which utilizes Xilinx Virtex II Pro 50 technology. The results have shown that our circuit can deliver adequate level of QoS at a throughput of 8 Gbps in its current implementation. Due to the flexibility of the design, the WFQ circuit can be targeted for later technologies in order to provide higher throughput.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信