S. Osmany, F. Herzel, J. Scheytt, K. Schmalz, W. Winkler
{"title":"基于SiGe BiCMOS技术的集成19ghz低相位噪声频率合成器","authors":"S. Osmany, F. Herzel, J. Scheytt, K. Schmalz, W. Winkler","doi":"10.1109/CSICS07.2007.44","DOIUrl":null,"url":null,"abstract":"We present a fully integrated phase-locked loop tunable from 17.5 GHz to 19.2 GHz fabricated in a 0.25 mum SiGe BiCMOS technology. The measured phase noise is below -110 dBc/Hz at 1 MHz offset over the whole tuning range. Based on an integer-N architecture, the synthesizer consumes 248 mW and occupies a chip area of 2.1 mm including pads. Quadrature outputs at quarter of the oscillator frequency are produced, which are required in a sliding-IF 24 GHz transceiver. Possible applications include wireless LAN as well as satellite communication. The measured phase noise is the lowest among previously published Si-based integrated synthesizers above 12 GHz.","PeriodicalId":370697,"journal":{"name":"2007 IEEE Compound Semiconductor Integrated Circuits Symposium","volume":"100 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"An Integrated 19-GHz Low-Phase-Noise Frequency Synthesizer in SiGe BiCMOS Technology\",\"authors\":\"S. Osmany, F. Herzel, J. Scheytt, K. Schmalz, W. Winkler\",\"doi\":\"10.1109/CSICS07.2007.44\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a fully integrated phase-locked loop tunable from 17.5 GHz to 19.2 GHz fabricated in a 0.25 mum SiGe BiCMOS technology. The measured phase noise is below -110 dBc/Hz at 1 MHz offset over the whole tuning range. Based on an integer-N architecture, the synthesizer consumes 248 mW and occupies a chip area of 2.1 mm including pads. Quadrature outputs at quarter of the oscillator frequency are produced, which are required in a sliding-IF 24 GHz transceiver. Possible applications include wireless LAN as well as satellite communication. The measured phase noise is the lowest among previously published Si-based integrated synthesizers above 12 GHz.\",\"PeriodicalId\":370697,\"journal\":{\"name\":\"2007 IEEE Compound Semiconductor Integrated Circuits Symposium\",\"volume\":\"100 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-11-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE Compound Semiconductor Integrated Circuits Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSICS07.2007.44\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Compound Semiconductor Integrated Circuits Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS07.2007.44","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An Integrated 19-GHz Low-Phase-Noise Frequency Synthesizer in SiGe BiCMOS Technology
We present a fully integrated phase-locked loop tunable from 17.5 GHz to 19.2 GHz fabricated in a 0.25 mum SiGe BiCMOS technology. The measured phase noise is below -110 dBc/Hz at 1 MHz offset over the whole tuning range. Based on an integer-N architecture, the synthesizer consumes 248 mW and occupies a chip area of 2.1 mm including pads. Quadrature outputs at quarter of the oscillator frequency are produced, which are required in a sliding-IF 24 GHz transceiver. Possible applications include wireless LAN as well as satellite communication. The measured phase noise is the lowest among previously published Si-based integrated synthesizers above 12 GHz.