面向工程研究生的ARM Cortex-M0实验室的VHDL实现

Ehsan Ali, W. Pora
{"title":"面向工程研究生的ARM Cortex-M0实验室的VHDL实现","authors":"Ehsan Ali, W. Pora","doi":"10.1109/iSTEM-Ed50324.2020.9332721","DOIUrl":null,"url":null,"abstract":"Currently most of undergraduate and graduate level laboratory courses on microprocessor design belong to old curriculum and use extremely aged non-pipelined architectures which has no real connection to modern contemporary processors. Laboratory boards based on classic processors such as Intel 8051, 8085/86, Motorola 68000 are kept being used due to ease of teaching and simplicity of the architectures. In this paper a VHDL implementation of ARM Cortex-M0 which is a common pipelined processor used widely in modern embedded systems (such as STM32F microcontroller which uses ARM processor cores) is proposed. The implementation process divided into several steps which then can be used as a series of laboratory modules for teaching advanced microprocessor laboratory courses in universities. The core employs a 3-stage pipeline and implements all 16-bit Thumb and six 32-bit instructions all belonging to ARMv6-M architecture. Low cost FPGA development boards can be used to implement the design and conduct the proposed lab sessions.","PeriodicalId":241573,"journal":{"name":"2020 5th International STEM Education Conference (iSTEM-Ed)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"VHDL Implementation of ARM Cortex-M0 Laboratory for Graduate Engineering Students\",\"authors\":\"Ehsan Ali, W. Pora\",\"doi\":\"10.1109/iSTEM-Ed50324.2020.9332721\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Currently most of undergraduate and graduate level laboratory courses on microprocessor design belong to old curriculum and use extremely aged non-pipelined architectures which has no real connection to modern contemporary processors. Laboratory boards based on classic processors such as Intel 8051, 8085/86, Motorola 68000 are kept being used due to ease of teaching and simplicity of the architectures. In this paper a VHDL implementation of ARM Cortex-M0 which is a common pipelined processor used widely in modern embedded systems (such as STM32F microcontroller which uses ARM processor cores) is proposed. The implementation process divided into several steps which then can be used as a series of laboratory modules for teaching advanced microprocessor laboratory courses in universities. The core employs a 3-stage pipeline and implements all 16-bit Thumb and six 32-bit instructions all belonging to ARMv6-M architecture. Low cost FPGA development boards can be used to implement the design and conduct the proposed lab sessions.\",\"PeriodicalId\":241573,\"journal\":{\"name\":\"2020 5th International STEM Education Conference (iSTEM-Ed)\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 5th International STEM Education Conference (iSTEM-Ed)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/iSTEM-Ed50324.2020.9332721\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 5th International STEM Education Conference (iSTEM-Ed)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/iSTEM-Ed50324.2020.9332721","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

目前,大多数本科和研究生阶段的微处理器设计实验课程属于老课程,使用的是非流水线架构,与现代处理器没有真正的联系。基于英特尔8051、8085/86、摩托罗拉68000等经典处理器的实验室板由于易于教学和架构简单而一直被使用。本文提出了现代嵌入式系统中常用的流水线处理器ARM Cortex-M0(如采用ARM处理器内核的STM32F微控制器)的VHDL实现方法。实现过程分为几个步骤,可作为高校高级微处理器实验课教学的一系列实验模块。核心采用3级流水线,实现所有16位Thumb指令和6条32位指令,均属于ARMv6-M架构。低成本的FPGA开发板可用于实现设计和进行拟议的实验室会议。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
VHDL Implementation of ARM Cortex-M0 Laboratory for Graduate Engineering Students
Currently most of undergraduate and graduate level laboratory courses on microprocessor design belong to old curriculum and use extremely aged non-pipelined architectures which has no real connection to modern contemporary processors. Laboratory boards based on classic processors such as Intel 8051, 8085/86, Motorola 68000 are kept being used due to ease of teaching and simplicity of the architectures. In this paper a VHDL implementation of ARM Cortex-M0 which is a common pipelined processor used widely in modern embedded systems (such as STM32F microcontroller which uses ARM processor cores) is proposed. The implementation process divided into several steps which then can be used as a series of laboratory modules for teaching advanced microprocessor laboratory courses in universities. The core employs a 3-stage pipeline and implements all 16-bit Thumb and six 32-bit instructions all belonging to ARMv6-M architecture. Low cost FPGA development boards can be used to implement the design and conduct the proposed lab sessions.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信