{"title":"CMOS OTA补偿跨导线性与PMOS路径","authors":"Doo-Hwan Kim, Kyoung-Rok Cho","doi":"10.1109/SOCDC.2008.4815564","DOIUrl":null,"url":null,"abstract":"This paper describes a modified linear operational transconductance amplifier (OTA). We employ the PMOS input stage and PMOS mobility compensation circuit that combines the transistor paths operating at the triode region and subthreshold region that it extends input range to 50% of supply voltage. The circuit enhances linearity of the transconductance (Gm) under the wide input voltage range. The OTA is implemented using a 0.18-mum n-well 1P5M CMOS process under 1.8-V supply. The proposed OTA shows 1% Gm variation and the total harmonic distortion (THD) of below -43-dB under the input range of plusmn0.9-V.","PeriodicalId":405078,"journal":{"name":"2008 International SoC Design Conference","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"CMOS OTA compensating transconductance linearity with PMOS path\",\"authors\":\"Doo-Hwan Kim, Kyoung-Rok Cho\",\"doi\":\"10.1109/SOCDC.2008.4815564\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a modified linear operational transconductance amplifier (OTA). We employ the PMOS input stage and PMOS mobility compensation circuit that combines the transistor paths operating at the triode region and subthreshold region that it extends input range to 50% of supply voltage. The circuit enhances linearity of the transconductance (Gm) under the wide input voltage range. The OTA is implemented using a 0.18-mum n-well 1P5M CMOS process under 1.8-V supply. The proposed OTA shows 1% Gm variation and the total harmonic distortion (THD) of below -43-dB under the input range of plusmn0.9-V.\",\"PeriodicalId\":405078,\"journal\":{\"name\":\"2008 International SoC Design Conference\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 International SoC Design Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCDC.2008.4815564\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International SoC Design Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCDC.2008.4815564","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
摘要
本文介绍了一种改进的线性运算跨导放大器。我们采用PMOS输入级和PMOS迁移率补偿电路,该电路结合了在三极管区域和亚阈值区域工作的晶体管路径,将输入范围扩展到电源电压的50%。该电路在宽输入电压范围下提高了跨导的线性度。OTA采用1.8 v电源下的0.18 μ m n阱1P5M CMOS工艺实现。在±0.9 v的输入范围内,OTA的Gm变化率为1%,总谐波失真(THD)低于-43 db。
CMOS OTA compensating transconductance linearity with PMOS path
This paper describes a modified linear operational transconductance amplifier (OTA). We employ the PMOS input stage and PMOS mobility compensation circuit that combines the transistor paths operating at the triode region and subthreshold region that it extends input range to 50% of supply voltage. The circuit enhances linearity of the transconductance (Gm) under the wide input voltage range. The OTA is implemented using a 0.18-mum n-well 1P5M CMOS process under 1.8-V supply. The proposed OTA shows 1% Gm variation and the total harmonic distortion (THD) of below -43-dB under the input range of plusmn0.9-V.