E. T. Wodajo, M. Elbuluk, Seungdeog Choi, H. Abu-Rub
{"title":"混合式平衡双支路五电平中性点箝位逆变器电容器电压纹波抑制","authors":"E. T. Wodajo, M. Elbuluk, Seungdeog Choi, H. Abu-Rub","doi":"10.1109/APEC39645.2020.9124222","DOIUrl":null,"url":null,"abstract":"This paper proposes customization for a hybrid balancing scheme to reduce capacitor voltage ripple in a two-leg five-level neutral point clamped inverter. This customization introduces modulation changes in two regions of the hybrid balancing scheme. Following these changes, the active balancing control target options are re-evaluated to better suit the voltage ripple reduction objective. The paper outlines the backgrounds of changes and alternatives regarding the improvisation being adapted. Lastly, the applicability of the improvisations is demonstrated using a comparative Matlab-Simulink simulation of a two-leg five-level transistor clamped inverter under transient and steady-state conditions.","PeriodicalId":171455,"journal":{"name":"2020 IEEE Applied Power Electronics Conference and Exposition (APEC)","volume":"89 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Capacitor Voltage Ripple Reduction of Hybrid Balanced Two-Leg Five-Level Neutral Point Clamped Inverter\",\"authors\":\"E. T. Wodajo, M. Elbuluk, Seungdeog Choi, H. Abu-Rub\",\"doi\":\"10.1109/APEC39645.2020.9124222\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes customization for a hybrid balancing scheme to reduce capacitor voltage ripple in a two-leg five-level neutral point clamped inverter. This customization introduces modulation changes in two regions of the hybrid balancing scheme. Following these changes, the active balancing control target options are re-evaluated to better suit the voltage ripple reduction objective. The paper outlines the backgrounds of changes and alternatives regarding the improvisation being adapted. Lastly, the applicability of the improvisations is demonstrated using a comparative Matlab-Simulink simulation of a two-leg five-level transistor clamped inverter under transient and steady-state conditions.\",\"PeriodicalId\":171455,\"journal\":{\"name\":\"2020 IEEE Applied Power Electronics Conference and Exposition (APEC)\",\"volume\":\"89 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Applied Power Electronics Conference and Exposition (APEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APEC39645.2020.9124222\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Applied Power Electronics Conference and Exposition (APEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEC39645.2020.9124222","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Capacitor Voltage Ripple Reduction of Hybrid Balanced Two-Leg Five-Level Neutral Point Clamped Inverter
This paper proposes customization for a hybrid balancing scheme to reduce capacitor voltage ripple in a two-leg five-level neutral point clamped inverter. This customization introduces modulation changes in two regions of the hybrid balancing scheme. Following these changes, the active balancing control target options are re-evaluated to better suit the voltage ripple reduction objective. The paper outlines the backgrounds of changes and alternatives regarding the improvisation being adapted. Lastly, the applicability of the improvisations is demonstrated using a comparative Matlab-Simulink simulation of a two-leg five-level transistor clamped inverter under transient and steady-state conditions.