基于TMS320C50和IMSA100处理级联的数据采集和信号处理系统

A.M.L.S. Morgado, J. Domingues, C. Loureiro, J.M.V. Assuncaao, C. Correia
{"title":"基于TMS320C50和IMSA100处理级联的数据采集和信号处理系统","authors":"A.M.L.S. Morgado, J. Domingues, C. Loureiro, J.M.V. Assuncaao, C. Correia","doi":"10.1109/MELCON.1991.161846","DOIUrl":null,"url":null,"abstract":"A data acquisition and processing modular architecture, based on the TMS320C50 digital signal processor (DSP) and a cascade for four IMSA100 processors is presented. The system consists of up to four similar IBM PC boards, capable of simultaneous data acquisition. Each board has a fast acquisition front end, which is user configurable to one, two, or four independent input channels, with acquisition rates of 100, 50, and 25 MSPS (mega samples per second), respectively, the resolution being 8 bits. The complete system can be configured to a maximum of 16 acquisition channels operating simultaneously at a 25 MHz rate.<<ETX>>","PeriodicalId":193917,"journal":{"name":"[1991 Proceedings] 6th Mediterranean Electrotechnical Conference","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Data acquisition and signal processing system based on TMS320C50 and on a IMSA100 processing cascade\",\"authors\":\"A.M.L.S. Morgado, J. Domingues, C. Loureiro, J.M.V. Assuncaao, C. Correia\",\"doi\":\"10.1109/MELCON.1991.161846\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A data acquisition and processing modular architecture, based on the TMS320C50 digital signal processor (DSP) and a cascade for four IMSA100 processors is presented. The system consists of up to four similar IBM PC boards, capable of simultaneous data acquisition. Each board has a fast acquisition front end, which is user configurable to one, two, or four independent input channels, with acquisition rates of 100, 50, and 25 MSPS (mega samples per second), respectively, the resolution being 8 bits. The complete system can be configured to a maximum of 16 acquisition channels operating simultaneously at a 25 MHz rate.<<ETX>>\",\"PeriodicalId\":193917,\"journal\":{\"name\":\"[1991 Proceedings] 6th Mediterranean Electrotechnical Conference\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-05-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1991 Proceedings] 6th Mediterranean Electrotechnical Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MELCON.1991.161846\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1991 Proceedings] 6th Mediterranean Electrotechnical Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MELCON.1991.161846","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

提出了一种基于TMS320C50数字信号处理器(DSP)和4个IMSA100处理器级联的数据采集和处理模块化架构。该系统由多达四块类似的IBM PC板组成,能够同时进行数据采集。每块板都有一个快速采集前端,用户可配置为一个、两个或四个独立的输入通道,采集速率分别为100、50和25 MSPS(每秒百万样本),分辨率为8位。整个系统可以配置为最多16个采集通道,同时以25mhz的速率工作
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Data acquisition and signal processing system based on TMS320C50 and on a IMSA100 processing cascade
A data acquisition and processing modular architecture, based on the TMS320C50 digital signal processor (DSP) and a cascade for four IMSA100 processors is presented. The system consists of up to four similar IBM PC boards, capable of simultaneous data acquisition. Each board has a fast acquisition front end, which is user configurable to one, two, or four independent input channels, with acquisition rates of 100, 50, and 25 MSPS (mega samples per second), respectively, the resolution being 8 bits. The complete system can be configured to a maximum of 16 acquisition channels operating simultaneously at a 25 MHz rate.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信