C. Ahn, Zizhen Jiang, Chi-Shuen Lee, Hong-Yu Chen, Jiale Liang, L. Liyanage, H. Wong
{"title":"使用一维选择装置的1TnR阵列架构","authors":"C. Ahn, Zizhen Jiang, Chi-Shuen Lee, Hong-Yu Chen, Jiale Liang, L. Liyanage, H. Wong","doi":"10.1109/VLSIT.2014.6894404","DOIUrl":null,"url":null,"abstract":"Phase-change memory (PCM) cells on a single carbon nanotube field-effect transistor (CNFET) are demonstrated toward the realization of the 1TnR array architecture. The use of CNFET as one-dimensional selector, which exhibits ultra-low leakage (<; 1 pA) and large ON/OFF ratio (> 106) at high current densities, enables the cost-effective PCM cell to operate with a wide voltage margin in large 2D arrays. Uniform electrical characteristics of PCM cells over 100 cycles are obtained with the ON/OFF ratio of ~ 100 and the low SET/RESET currents of <; 1 μA.","PeriodicalId":105807,"journal":{"name":"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers","volume":"2 1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A 1TnR array architecture using a one-dimensional selection device\",\"authors\":\"C. Ahn, Zizhen Jiang, Chi-Shuen Lee, Hong-Yu Chen, Jiale Liang, L. Liyanage, H. Wong\",\"doi\":\"10.1109/VLSIT.2014.6894404\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Phase-change memory (PCM) cells on a single carbon nanotube field-effect transistor (CNFET) are demonstrated toward the realization of the 1TnR array architecture. The use of CNFET as one-dimensional selector, which exhibits ultra-low leakage (<; 1 pA) and large ON/OFF ratio (> 106) at high current densities, enables the cost-effective PCM cell to operate with a wide voltage margin in large 2D arrays. Uniform electrical characteristics of PCM cells over 100 cycles are obtained with the ON/OFF ratio of ~ 100 and the low SET/RESET currents of <; 1 μA.\",\"PeriodicalId\":105807,\"journal\":{\"name\":\"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers\",\"volume\":\"2 1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.2014.6894404\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2014.6894404","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 1TnR array architecture using a one-dimensional selection device
Phase-change memory (PCM) cells on a single carbon nanotube field-effect transistor (CNFET) are demonstrated toward the realization of the 1TnR array architecture. The use of CNFET as one-dimensional selector, which exhibits ultra-low leakage (<; 1 pA) and large ON/OFF ratio (> 106) at high current densities, enables the cost-effective PCM cell to operate with a wide voltage margin in large 2D arrays. Uniform electrical characteristics of PCM cells over 100 cycles are obtained with the ON/OFF ratio of ~ 100 and the low SET/RESET currents of <; 1 μA.