一种实验验证的通用忆阻器模型,可实现时间神经形态计算

Bill Zivasatienraj, W. Doolittle
{"title":"一种实验验证的通用忆阻器模型,可实现时间神经形态计算","authors":"Bill Zivasatienraj, W. Doolittle","doi":"10.1109/DRC55272.2022.9855650","DOIUrl":null,"url":null,"abstract":"The memristor has been identified as a potential solution for achieving non-von Neumann computation due to its ability to perform computation-in-memory, therefore bypassing the memory transfer bottleneck. Many memristive technologies have emerged with various mechanisms ranging from binary resistive switching to fully analog intercalation-based memristors. However, application of memristors to novel computing architectures have been mostly limited to memory arrays and multiply-and-accumulate functions, for example in convolutional neural networks (CNN) [1]. However, future recurrent neural networks (RNN) must implement complex temporal dynamics. Hence, a memristor model is proposed with the versatility to emulate various memristive technologies, including those with a true or virtual dependence on flux-linkage, as well as deploy temporal computation for the investigation of new computing architectures.","PeriodicalId":200504,"journal":{"name":"2022 Device Research Conference (DRC)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An Experimentally Validated, Universal Memristor Model Enabling Temporal Neuromorphic Computation\",\"authors\":\"Bill Zivasatienraj, W. Doolittle\",\"doi\":\"10.1109/DRC55272.2022.9855650\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The memristor has been identified as a potential solution for achieving non-von Neumann computation due to its ability to perform computation-in-memory, therefore bypassing the memory transfer bottleneck. Many memristive technologies have emerged with various mechanisms ranging from binary resistive switching to fully analog intercalation-based memristors. However, application of memristors to novel computing architectures have been mostly limited to memory arrays and multiply-and-accumulate functions, for example in convolutional neural networks (CNN) [1]. However, future recurrent neural networks (RNN) must implement complex temporal dynamics. Hence, a memristor model is proposed with the versatility to emulate various memristive technologies, including those with a true or virtual dependence on flux-linkage, as well as deploy temporal computation for the investigation of new computing architectures.\",\"PeriodicalId\":200504,\"journal\":{\"name\":\"2022 Device Research Conference (DRC)\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 Device Research Conference (DRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DRC55272.2022.9855650\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 Device Research Conference (DRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC55272.2022.9855650","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

忆阻器已被确定为实现非冯·诺伊曼计算的潜在解决方案,因为它能够在内存中执行计算,因此绕过了内存传输瓶颈。从二进制电阻开关到基于全模拟嵌入的忆阻器,各种机制的忆阻技术已经出现。然而,记忆电抗器在新型计算架构中的应用主要局限于存储阵列和乘法累加函数,例如卷积神经网络(CNN)[1]。然而,未来的递归神经网络(RNN)必须实现复杂的时间动态。因此,提出了一种具有通用性的忆阻器模型,以模拟各种忆阻技术,包括那些真实或虚拟依赖于磁链的技术,以及为研究新的计算体系结构部署时间计算。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An Experimentally Validated, Universal Memristor Model Enabling Temporal Neuromorphic Computation
The memristor has been identified as a potential solution for achieving non-von Neumann computation due to its ability to perform computation-in-memory, therefore bypassing the memory transfer bottleneck. Many memristive technologies have emerged with various mechanisms ranging from binary resistive switching to fully analog intercalation-based memristors. However, application of memristors to novel computing architectures have been mostly limited to memory arrays and multiply-and-accumulate functions, for example in convolutional neural networks (CNN) [1]. However, future recurrent neural networks (RNN) must implement complex temporal dynamics. Hence, a memristor model is proposed with the versatility to emulate various memristive technologies, including those with a true or virtual dependence on flux-linkage, as well as deploy temporal computation for the investigation of new computing architectures.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信