基于CAL规范和硬件/软件代码生成器的硬件/软件协同设计集成环境

Ghislain Roquier, Christophe Lucarz, M. Mattavelli, M. Wipliez, M. Raulet, J. Janneck, Ian D. Miller, D. Parlour
{"title":"基于CAL规范和硬件/软件代码生成器的硬件/软件协同设计集成环境","authors":"Ghislain Roquier, Christophe Lucarz, M. Mattavelli, M. Wipliez, M. Raulet, J. Janneck, Ian D. Miller, D. Parlour","doi":"10.1109/ISCAS.2009.5117876","DOIUrl":null,"url":null,"abstract":"This demonstration presents an integrated environment that translates a CAL-based dataflow specification [1] into a heterogeneous implementation, composed by HDL and C codes. The demonstration focuses on the capability of the co-design environment to automatically build an executable heterogeneous system implementation running on a platform composed of a processor and a FPGA from the annotation of the CAL specification. The possibility of direct synthesis from a high level specification is a crucial issue for enabling efficient re-design cycles that include rapid prototyping and validation of performances of the final implementation. The design approach enabled by such integrated environment is particularly suited for development of complex processing systems such as video codecs. As a case study, the demonstration provides the analysis and validation of different software and hardware partitioning of a MPEG-4 Simple Profile decoder.","PeriodicalId":388394,"journal":{"name":"2009 IEEE International Symposium on Circuits and Systems","volume":"48 11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"An integrated environment for HW/SW co-design based on a CAL specification and HW/SW code generators\",\"authors\":\"Ghislain Roquier, Christophe Lucarz, M. Mattavelli, M. Wipliez, M. Raulet, J. Janneck, Ian D. Miller, D. Parlour\",\"doi\":\"10.1109/ISCAS.2009.5117876\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This demonstration presents an integrated environment that translates a CAL-based dataflow specification [1] into a heterogeneous implementation, composed by HDL and C codes. The demonstration focuses on the capability of the co-design environment to automatically build an executable heterogeneous system implementation running on a platform composed of a processor and a FPGA from the annotation of the CAL specification. The possibility of direct synthesis from a high level specification is a crucial issue for enabling efficient re-design cycles that include rapid prototyping and validation of performances of the final implementation. The design approach enabled by such integrated environment is particularly suited for development of complex processing systems such as video codecs. As a case study, the demonstration provides the analysis and validation of different software and hardware partitioning of a MPEG-4 Simple Profile decoder.\",\"PeriodicalId\":388394,\"journal\":{\"name\":\"2009 IEEE International Symposium on Circuits and Systems\",\"volume\":\"48 11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-05-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE International Symposium on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.2009.5117876\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE International Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2009.5117876","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

摘要

本演示演示了一个集成环境,将基于cal的数据流规范[1]转换为由HDL和C代码组成的异构实现。演示的重点是协同设计环境的能力,以自动建立一个可执行的异构系统实现运行在一个平台上的处理器和FPGA从CAL规范的注释组成。从高层次规范中直接合成的可能性是实现有效的重新设计周期的关键问题,包括快速原型设计和最终实现的性能验证。这种集成环境支持的设计方法特别适合开发复杂的处理系统,如视频编解码器。作为案例研究,演示提供了对MPEG-4 Simple Profile解码器的不同软件和硬件划分的分析和验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An integrated environment for HW/SW co-design based on a CAL specification and HW/SW code generators
This demonstration presents an integrated environment that translates a CAL-based dataflow specification [1] into a heterogeneous implementation, composed by HDL and C codes. The demonstration focuses on the capability of the co-design environment to automatically build an executable heterogeneous system implementation running on a platform composed of a processor and a FPGA from the annotation of the CAL specification. The possibility of direct synthesis from a high level specification is a crucial issue for enabling efficient re-design cycles that include rapid prototyping and validation of performances of the final implementation. The design approach enabled by such integrated environment is particularly suited for development of complex processing systems such as video codecs. As a case study, the demonstration provides the analysis and validation of different software and hardware partitioning of a MPEG-4 Simple Profile decoder.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信