超大磁阻存储单元晶圆级存储器的结构

K. Spears, A.V. Pohm, J. Daughton, R. Sinclair, J. Brown
{"title":"超大磁阻存储单元晶圆级存储器的结构","authors":"K. Spears, A.V. Pohm, J. Daughton, R. Sinclair, J. Brown","doi":"10.1109/NVMT.1993.696963","DOIUrl":null,"url":null,"abstract":"For practical wafer scale memories to be achieved, the memory cells in the structure must have a number of properties. First the memory cells must be non-volatile so that unloading on shut down and loading on start up are not necessary. Secondly, it should be possible to power up the cells in a short time and shut them off quickly so that only a small fraction of the wafer is powered at one time. The cells should have infinite write and read capability with cycle times of at most a few microseconds. It must be possible to make small sub-sections of the wafer with high yield with provisions to discard malfunctioning sub-sections. Simple bus structures must be possible to supply power and carry addresses and signals. The cells should be simple to make with few masking steps and have a high density set by minimum metal pitch for two layers of metal (1). To provide economical packaging, the memory cells should integrate with the semiconductor drive electronics.","PeriodicalId":254731,"journal":{"name":"[1993 Proceedings] Fifth Biennial Nonvolatile Memory Technology Review","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"The Architecture Of Wafer Scale Memories With Giant Magneto-resistance Memory Cells\",\"authors\":\"K. Spears, A.V. Pohm, J. Daughton, R. Sinclair, J. Brown\",\"doi\":\"10.1109/NVMT.1993.696963\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"For practical wafer scale memories to be achieved, the memory cells in the structure must have a number of properties. First the memory cells must be non-volatile so that unloading on shut down and loading on start up are not necessary. Secondly, it should be possible to power up the cells in a short time and shut them off quickly so that only a small fraction of the wafer is powered at one time. The cells should have infinite write and read capability with cycle times of at most a few microseconds. It must be possible to make small sub-sections of the wafer with high yield with provisions to discard malfunctioning sub-sections. Simple bus structures must be possible to supply power and carry addresses and signals. The cells should be simple to make with few masking steps and have a high density set by minimum metal pitch for two layers of metal (1). To provide economical packaging, the memory cells should integrate with the semiconductor drive electronics.\",\"PeriodicalId\":254731,\"journal\":{\"name\":\"[1993 Proceedings] Fifth Biennial Nonvolatile Memory Technology Review\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-06-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1993 Proceedings] Fifth Biennial Nonvolatile Memory Technology Review\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NVMT.1993.696963\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1993 Proceedings] Fifth Biennial Nonvolatile Memory Technology Review","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NVMT.1993.696963","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

为了实现实际的晶圆级存储器,结构中的存储单元必须具有许多特性。首先,存储单元必须是非易失性的,这样就不需要在关机时卸载和启动时加载。其次,应该有可能在短时间内为电池供电,并迅速关闭它们,以便一次只有一小部分晶圆供电。单元应该具有无限的写入和读取能力,周期时间最多为几微秒。必须有可能使硅片的小分段具有高产量,并规定放弃故障分段。简单的总线结构必须能够提供电源并携带地址和信号。存储单元应该是简单的,用很少的掩蔽步骤,并有一个高密度设置最小的金属间距为两层金属(1)。为了提供经济的包装,存储单元应该集成半导体驱动电子。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The Architecture Of Wafer Scale Memories With Giant Magneto-resistance Memory Cells
For practical wafer scale memories to be achieved, the memory cells in the structure must have a number of properties. First the memory cells must be non-volatile so that unloading on shut down and loading on start up are not necessary. Secondly, it should be possible to power up the cells in a short time and shut them off quickly so that only a small fraction of the wafer is powered at one time. The cells should have infinite write and read capability with cycle times of at most a few microseconds. It must be possible to make small sub-sections of the wafer with high yield with provisions to discard malfunctioning sub-sections. Simple bus structures must be possible to supply power and carry addresses and signals. The cells should be simple to make with few masking steps and have a high density set by minimum metal pitch for two layers of metal (1). To provide economical packaging, the memory cells should integrate with the semiconductor drive electronics.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信