面向arm系列处理器的低成本高性能流水线代码解压缩引擎

2009 Fourth International Conference on Innovative Computing, Information and Control (ICICIC) Pub Date : 2009-12-07 DOI:10.1109/ICICIC.2009.25

Y. Jeang, Ko-Yen Hu

{"title":"面向arm系列处理器的低成本高性能流水线代码解压缩引擎","authors":"Y. Jeang, Ko-Yen Hu","doi":"10.1109/ICICIC.2009.25","DOIUrl":null,"url":null,"abstract":"Several techniques have been presented in our previous work for lessening the delays for instruction decompression when branching occurs. However, their costs are still relatively high. In this paper, a new preprocessing-based technique is presented to reduce the cost and increase the performance. The synthesized results for several benchmarks show that the average saving of area is about 37.5%.","PeriodicalId":240226,"journal":{"name":"2009 Fourth International Conference on Innovative Computing, Information and Control (ICICIC)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Low-Cost and High Performance Pipelined Code Decompression Engine for ARM-Series Processors\",\"authors\":\"Y. Jeang, Ko-Yen Hu\",\"doi\":\"10.1109/ICICIC.2009.25\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Several techniques have been presented in our previous work for lessening the delays for instruction decompression when branching occurs. However, their costs are still relatively high. In this paper, a new preprocessing-based technique is presented to reduce the cost and increase the performance. The synthesized results for several benchmarks show that the average saving of area is about 37.5%.\",\"PeriodicalId\":240226,\"journal\":{\"name\":\"2009 Fourth International Conference on Innovative Computing, Information and Control (ICICIC)\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 Fourth International Conference on Innovative Computing, Information and Control (ICICIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICIC.2009.25\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Fourth International Conference on Innovative Computing, Information and Control (ICICIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICIC.2009.25","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

在我们之前的工作中提出了几种技术来减少分支发生时指令解压缩的延迟。然而，它们的成本仍然相对较高。本文提出了一种基于预处理的新技术，以降低成本，提高性能。几个基准的综合结果表明，平均节约面积约为37.5%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Low-Cost and High Performance Pipelined Code Decompression Engine for ARM-Series Processors

Several techniques have been presented in our previous work for lessening the delays for instruction decompression when branching occurs. However, their costs are still relatively high. In this paper, a new preprocessing-based technique is presented to reduce the cost and increase the performance. The synthesized results for several benchmarks show that the average saving of area is about 37.5%.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2009 Fourth International Conference on Innovative Computing, Information and Control (ICICIC)

自引率

0.00%

发文量