事件驱动ADPLL的FPGA验证

2020 European Conference on Circuit Theory and Design (ECCTD) Pub Date : 2020-09-01 DOI:10.1109/ECCTD49232.2020.9218367

Eugene Koskin, P. Bisiaux, D. Galayko, E. Blokhina

{"title":"事件驱动ADPLL的FPGA验证","authors":"Eugene Koskin, P. Bisiaux, D. Galayko, E. Blokhina","doi":"10.1109/ECCTD49232.2020.9218367","DOIUrl":null,"url":null,"abstract":"In this paper, we perform FPGA modeling of an event-driven all-digital phase locked loop (ADPLL) with asynchronous control. We perform the comparison with a theoretical model through a transient response, phase plane representation, and the order parameter. The hardware simulations showed a very good agreement with the theoretical model, which can be used for studying more complex ADPLL networks.","PeriodicalId":336302,"journal":{"name":"2020 European Conference on Circuit Theory and Design (ECCTD)","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"FPGA Validation of Event-Driven ADPLL\",\"authors\":\"Eugene Koskin, P. Bisiaux, D. Galayko, E. Blokhina\",\"doi\":\"10.1109/ECCTD49232.2020.9218367\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we perform FPGA modeling of an event-driven all-digital phase locked loop (ADPLL) with asynchronous control. We perform the comparison with a theoretical model through a transient response, phase plane representation, and the order parameter. The hardware simulations showed a very good agreement with the theoretical model, which can be used for studying more complex ADPLL networks.\",\"PeriodicalId\":336302,\"journal\":{\"name\":\"2020 European Conference on Circuit Theory and Design (ECCTD)\",\"volume\":\"81 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 European Conference on Circuit Theory and Design (ECCTD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECCTD49232.2020.9218367\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 European Conference on Circuit Theory and Design (ECCTD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECCTD49232.2020.9218367","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

在本文中，我们对具有异步控制的事件驱动全数字锁相环(ADPLL)进行了FPGA建模。我们通过瞬态响应、相平面表示和阶参量与理论模型进行了比较。硬件仿真结果与理论模型吻合较好，可用于更复杂ADPLL网络的研究。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

FPGA Validation of Event-Driven ADPLL

In this paper, we perform FPGA modeling of an event-driven all-digital phase locked loop (ADPLL) with asynchronous control. We perform the comparison with a theoretical model through a transient response, phase plane representation, and the order parameter. The hardware simulations showed a very good agreement with the theoretical model, which can be used for studying more complex ADPLL networks.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2020 European Conference on Circuit Theory and Design (ECCTD)

自引率

0.00%

发文量