Y. Savchenko, A. Silantiev, D. Kaleev, A. Pereverzev
{"title":"快速傅立叶变换模块的多平台hdl描述","authors":"Y. Savchenko, A. Silantiev, D. Kaleev, A. Pereverzev","doi":"10.1109/EICONRUSNW.2016.7448186","DOIUrl":null,"url":null,"abstract":"Characteristics of the known FFT module IP-cores as well as its basic building blocks were analyzed. The problem of creating a multiplatform HDL-description of the FFT-module for FPGA-based, semicustom or custom integrated circuits was identified. The approach to develop a universal HDL-description based on platform independent control unit and adopted to the platform main structural blocks was proposed.","PeriodicalId":262452,"journal":{"name":"2016 IEEE NW Russia Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Multiplatform HDL-description of the fast fourier transform module\",\"authors\":\"Y. Savchenko, A. Silantiev, D. Kaleev, A. Pereverzev\",\"doi\":\"10.1109/EICONRUSNW.2016.7448186\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Characteristics of the known FFT module IP-cores as well as its basic building blocks were analyzed. The problem of creating a multiplatform HDL-description of the FFT-module for FPGA-based, semicustom or custom integrated circuits was identified. The approach to develop a universal HDL-description based on platform independent control unit and adopted to the platform main structural blocks was proposed.\",\"PeriodicalId\":262452,\"journal\":{\"name\":\"2016 IEEE NW Russia Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW)\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE NW Russia Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EICONRUSNW.2016.7448186\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE NW Russia Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EICONRUSNW.2016.7448186","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Multiplatform HDL-description of the fast fourier transform module
Characteristics of the known FFT module IP-cores as well as its basic building blocks were analyzed. The problem of creating a multiplatform HDL-description of the FFT-module for FPGA-based, semicustom or custom integrated circuits was identified. The approach to develop a universal HDL-description based on platform independent control unit and adopted to the platform main structural blocks was proposed.