{"title":"一种用于串行数字视频信号的143- 360mb /s自动选择数据定时器芯片","authors":"D. Potson, A. Buchholz","doi":"10.1109/ISSCC.1996.488568","DOIUrl":null,"url":null,"abstract":"Current serial digital video retimers have two limitations: (1) manufacturers are required to incorporate PCB adjustments for center frequency at each rate, and (2) auto rate selection (ARS) uses complex circuitry unnecessary for purely signal-routing applications. This circuitry, which relies on the successful detection of a de-scrambled 30 b word, operates at the clock rate and increases power dissipation. The retimer described here addresses these problems by (1) wafer trim to eliminate PCB tweaks, and (2) a simplified implementation of ARS.","PeriodicalId":162539,"journal":{"name":"1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-02-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A 143-360 Mb/s auto-rate selecting data-retimer chip for serial-digital video signals\",\"authors\":\"D. Potson, A. Buchholz\",\"doi\":\"10.1109/ISSCC.1996.488568\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Current serial digital video retimers have two limitations: (1) manufacturers are required to incorporate PCB adjustments for center frequency at each rate, and (2) auto rate selection (ARS) uses complex circuitry unnecessary for purely signal-routing applications. This circuitry, which relies on the successful detection of a de-scrambled 30 b word, operates at the clock rate and increases power dissipation. The retimer described here addresses these problems by (1) wafer trim to eliminate PCB tweaks, and (2) a simplified implementation of ARS.\",\"PeriodicalId\":162539,\"journal\":{\"name\":\"1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-02-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1996.488568\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1996.488568","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 143-360 Mb/s auto-rate selecting data-retimer chip for serial-digital video signals
Current serial digital video retimers have two limitations: (1) manufacturers are required to incorporate PCB adjustments for center frequency at each rate, and (2) auto rate selection (ARS) uses complex circuitry unnecessary for purely signal-routing applications. This circuitry, which relies on the successful detection of a de-scrambled 30 b word, operates at the clock rate and increases power dissipation. The retimer described here addresses these problems by (1) wafer trim to eliminate PCB tweaks, and (2) a simplified implementation of ARS.