多芯片模块VLSI互连的良率分析与优化

Qi-Jun Zhang, M. Nakhla
{"title":"多芯片模块VLSI互连的良率分析与优化","authors":"Qi-Jun Zhang, M. Nakhla","doi":"10.1109/MCMC.1993.302134","DOIUrl":null,"url":null,"abstract":"A CAD approach integrating multidimensional correlated Monte-Carlo analysis and generalized l/sub 1/ optimization with lossy transmission line network simulations is presented. It is implemented in a CAD framework for statistical analysis and yield optimization of high-speed VLSI interconnects. Physical/geometrical based hierarchical Monte-Carlo analysis and yield optimization examples are presented.<<ETX>>","PeriodicalId":143140,"journal":{"name":"Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-03-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Yield analysis and optimization of VLSI interconnects in multichip modules\",\"authors\":\"Qi-Jun Zhang, M. Nakhla\",\"doi\":\"10.1109/MCMC.1993.302134\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A CAD approach integrating multidimensional correlated Monte-Carlo analysis and generalized l/sub 1/ optimization with lossy transmission line network simulations is presented. It is implemented in a CAD framework for statistical analysis and yield optimization of high-speed VLSI interconnects. Physical/geometrical based hierarchical Monte-Carlo analysis and yield optimization examples are presented.<<ETX>>\",\"PeriodicalId\":143140,\"journal\":{\"name\":\"Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93\",\"volume\":\"37 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-03-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCMC.1993.302134\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1993.302134","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

摘要

提出了一种将多维相关蒙特卡罗分析和广义l/sub /优化相结合的输电线网络有损仿真CAD方法。该方法在用于高速VLSI互连统计分析和良率优化的CAD框架中实现。给出了基于物理/几何的分层蒙特卡罗分析和良率优化实例。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Yield analysis and optimization of VLSI interconnects in multichip modules
A CAD approach integrating multidimensional correlated Monte-Carlo analysis and generalized l/sub 1/ optimization with lossy transmission line network simulations is presented. It is implemented in a CAD framework for statistical analysis and yield optimization of high-speed VLSI interconnects. Physical/geometrical based hierarchical Monte-Carlo analysis and yield optimization examples are presented.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信