IEEE 802.16e交织器的高效FPGA实现

2009 International Conference on Microelectronics - ICM Pub Date : 2009-12-01 DOI:10.1109/ICM.2009.5418660

A. A. Khater, M. Khairy, S. Habib

{"title":"IEEE 802.16e交织器的高效FPGA实现","authors":"A. A. Khater, M. Khairy, S. Habib","doi":"10.1109/ICM.2009.5418660","DOIUrl":null,"url":null,"abstract":"In this paper, we implement and evaluate a novel design for the hardware of the multi-mode interleaver block used in the OFDMA mode of the IEEE 802.16e (Mobile WiMAX) standard. A new architecture that is both area and delay efficient is introduced. The area and delay efficiency of this new architecture is verified via quantitative comparisons between FPGA implementations of this architecture and classical interleaver designs.","PeriodicalId":391668,"journal":{"name":"2009 International Conference on Microelectronics - ICM","volume":"111 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"36","resultStr":"{\"title\":\"Efficient FPGA implementation for the IEEE 802.16e interleaver\",\"authors\":\"A. A. Khater, M. Khairy, S. Habib\",\"doi\":\"10.1109/ICM.2009.5418660\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we implement and evaluate a novel design for the hardware of the multi-mode interleaver block used in the OFDMA mode of the IEEE 802.16e (Mobile WiMAX) standard. A new architecture that is both area and delay efficient is introduced. The area and delay efficiency of this new architecture is verified via quantitative comparisons between FPGA implementations of this architecture and classical interleaver designs.\",\"PeriodicalId\":391668,\"journal\":{\"name\":\"2009 International Conference on Microelectronics - ICM\",\"volume\":\"111 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"36\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 International Conference on Microelectronics - ICM\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICM.2009.5418660\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Conference on Microelectronics - ICM","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2009.5418660","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 36

摘要

在本文中，我们实现并评估了一种用于IEEE 802.16e (Mobile WiMAX)标准OFDMA模式的多模交织块硬件的新设计。提出了一种面积和时延都有效的新架构。通过将该架构的FPGA实现与经典交织器设计进行定量比较，验证了该新架构的面积和延迟效率。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Efficient FPGA implementation for the IEEE 802.16e interleaver

In this paper, we implement and evaluate a novel design for the hardware of the multi-mode interleaver block used in the OFDMA mode of the IEEE 802.16e (Mobile WiMAX) standard. A new architecture that is both area and delay efficient is introduced. The area and delay efficiency of this new architecture is verified via quantitative comparisons between FPGA implementations of this architecture and classical interleaver designs.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2009 International Conference on Microelectronics - ICM

自引率

0.00%

发文量