{"title":"基于次谐波ILO信道化的4GHz瞬时带宽低斜视相控阵","authors":"Qingrui Meng, R. Harjani","doi":"10.1109/ESSCIRC.2018.8494269","DOIUrl":null,"url":null,"abstract":"This paper presents a wideband channelized phased array receiver that uses sub-harmonic injection locked oscillators. The combination of channelization and sub-harmonic injection locking synchronizes the center of the sub-bands so beam squinting is reduced by the number of bands. Channelization additionally, reduces the performance requirements for the ADCs by reducing their speed requirement and also by reducing the SNR requirements due to a reduction in PAPR. The two-band prototype design realized in 65nm GP CMOS is centered at 9GHz, provides 4GHz instantaneous bandwidth, reduces beam-squinting by half (i.e., for 2 channels), consumes 31.75mW/antenna and occupies 2.7mm2 of chip area.","PeriodicalId":355210,"journal":{"name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 4GHz Instantaneous Bandwidth Low Squint Phased Array Using Sub-Harmonic ILO Based Channelization\",\"authors\":\"Qingrui Meng, R. Harjani\",\"doi\":\"10.1109/ESSCIRC.2018.8494269\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a wideband channelized phased array receiver that uses sub-harmonic injection locked oscillators. The combination of channelization and sub-harmonic injection locking synchronizes the center of the sub-bands so beam squinting is reduced by the number of bands. Channelization additionally, reduces the performance requirements for the ADCs by reducing their speed requirement and also by reducing the SNR requirements due to a reduction in PAPR. The two-band prototype design realized in 65nm GP CMOS is centered at 9GHz, provides 4GHz instantaneous bandwidth, reduces beam-squinting by half (i.e., for 2 channels), consumes 31.75mW/antenna and occupies 2.7mm2 of chip area.\",\"PeriodicalId\":355210,\"journal\":{\"name\":\"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2018.8494269\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2018.8494269","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
摘要
提出了一种采用次谐波注入锁相振荡器的宽带信道化相控阵接收机。信道化和次谐波注入锁相结合使子带中心同步,从而减少了波束斜视。此外,信道化通过降低adc的速度要求和由于PAPR的降低而降低的信噪比要求,降低了对adc的性能要求。采用65nm GP CMOS实现的两波段原型设计以9GHz为中心,提供4GHz瞬时带宽,将波束斜视减少一半(即2通道),每个天线消耗31.75mW,芯片面积为2.7mm2。
A 4GHz Instantaneous Bandwidth Low Squint Phased Array Using Sub-Harmonic ILO Based Channelization
This paper presents a wideband channelized phased array receiver that uses sub-harmonic injection locked oscillators. The combination of channelization and sub-harmonic injection locking synchronizes the center of the sub-bands so beam squinting is reduced by the number of bands. Channelization additionally, reduces the performance requirements for the ADCs by reducing their speed requirement and also by reducing the SNR requirements due to a reduction in PAPR. The two-band prototype design realized in 65nm GP CMOS is centered at 9GHz, provides 4GHz instantaneous bandwidth, reduces beam-squinting by half (i.e., for 2 channels), consumes 31.75mW/antenna and occupies 2.7mm2 of chip area.