{"title":"具有扩展运算集的8位定点CORDIC处理器的VLSI设计","authors":"D. Metafas, G. Krikis, C. Goutis","doi":"10.1109/EUASIC.1991.212874","DOIUrl":null,"url":null,"abstract":"An architecture of a DSP fixed point, pipelined processor is presented. It provides a single hardware structure with a full set of elementary arithmetic operations which include circular and hyperbolic functions, square root, logarithm as well as multiplication and division. Its powerful functionality makes it an ideal processing element in high speed multiprocessor applications. The processor architecture is based on the CORDIC and CCM algorithms and it is fully parallel and pipelined. An 8-bit fixed point chip has been designed using the VENUS-S semicustom design system in CMOS 1.5 mu m technology.<<ETX>>","PeriodicalId":118990,"journal":{"name":"Euro ASIC '91","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"VLSI design of an 8-bit fixed point CORDIC processor with extended operation set\",\"authors\":\"D. Metafas, G. Krikis, C. Goutis\",\"doi\":\"10.1109/EUASIC.1991.212874\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An architecture of a DSP fixed point, pipelined processor is presented. It provides a single hardware structure with a full set of elementary arithmetic operations which include circular and hyperbolic functions, square root, logarithm as well as multiplication and division. Its powerful functionality makes it an ideal processing element in high speed multiprocessor applications. The processor architecture is based on the CORDIC and CCM algorithms and it is fully parallel and pipelined. An 8-bit fixed point chip has been designed using the VENUS-S semicustom design system in CMOS 1.5 mu m technology.<<ETX>>\",\"PeriodicalId\":118990,\"journal\":{\"name\":\"Euro ASIC '91\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-05-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Euro ASIC '91\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EUASIC.1991.212874\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Euro ASIC '91","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EUASIC.1991.212874","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
VLSI design of an 8-bit fixed point CORDIC processor with extended operation set
An architecture of a DSP fixed point, pipelined processor is presented. It provides a single hardware structure with a full set of elementary arithmetic operations which include circular and hyperbolic functions, square root, logarithm as well as multiplication and division. Its powerful functionality makes it an ideal processing element in high speed multiprocessor applications. The processor architecture is based on the CORDIC and CCM algorithms and it is fully parallel and pipelined. An 8-bit fixed point chip has been designed using the VENUS-S semicustom design system in CMOS 1.5 mu m technology.<>
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
