WRVFLN分类的FPGA实现

S. K. Rout, M. Sahani, Bhanja Kishor Swain, Pradyut Kumar Biswal
{"title":"WRVFLN分类的FPGA实现","authors":"S. K. Rout, M. Sahani, Bhanja Kishor Swain, Pradyut Kumar Biswal","doi":"10.1109/VLSIDCS47293.2020.9179940","DOIUrl":null,"url":null,"abstract":"Now-a-days, field programmable gate array (FPGA) is used in various domain of research to design a computer-aided-diagnosis (CAD) system to classify the data in real-time. In this paper, weighted random vector functional link network (WRVFLN) is presented and implemented on a fast FPGA hardware platform to classify the data. The WRVFLN classifier produces better data classification accuracy in comparison to other existing prevalent methods. The remarkable data classification accuracy and faster learning speed of the WRVFLN classifier facilitates the hardware implementation of WRVFLN classifier. Moreover, the developed digital architecture of WRVFLN classifier is employed on a Xilinx Virtex-5 (ML506) FPGA hardware environment, aid to construct an embedded system for real-time data classification.","PeriodicalId":446218,"journal":{"name":"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)","volume":"159 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"FPGA Implementation of WRVFLN for Classification\",\"authors\":\"S. K. Rout, M. Sahani, Bhanja Kishor Swain, Pradyut Kumar Biswal\",\"doi\":\"10.1109/VLSIDCS47293.2020.9179940\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Now-a-days, field programmable gate array (FPGA) is used in various domain of research to design a computer-aided-diagnosis (CAD) system to classify the data in real-time. In this paper, weighted random vector functional link network (WRVFLN) is presented and implemented on a fast FPGA hardware platform to classify the data. The WRVFLN classifier produces better data classification accuracy in comparison to other existing prevalent methods. The remarkable data classification accuracy and faster learning speed of the WRVFLN classifier facilitates the hardware implementation of WRVFLN classifier. Moreover, the developed digital architecture of WRVFLN classifier is employed on a Xilinx Virtex-5 (ML506) FPGA hardware environment, aid to construct an embedded system for real-time data classification.\",\"PeriodicalId\":446218,\"journal\":{\"name\":\"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)\",\"volume\":\"159 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIDCS47293.2020.9179940\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIDCS47293.2020.9179940","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

目前,现场可编程门阵列(FPGA)被广泛应用于各种研究领域,用于设计计算机辅助诊断(CAD)系统,对数据进行实时分类。本文提出了加权随机向量功能链路网络(WRVFLN),并在快速FPGA硬件平台上实现。与其他现有的流行方法相比,WRVFLN分类器产生了更好的数据分类精度。WRVFLN分类器显著的数据分类精度和更快的学习速度为WRVFLN分类器的硬件实现提供了方便。并在Xilinx Virtex-5 (ML506) FPGA硬件环境中实现了WRVFLN分类器的数字化架构,构建了实时数据分类的嵌入式系统。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
FPGA Implementation of WRVFLN for Classification
Now-a-days, field programmable gate array (FPGA) is used in various domain of research to design a computer-aided-diagnosis (CAD) system to classify the data in real-time. In this paper, weighted random vector functional link network (WRVFLN) is presented and implemented on a fast FPGA hardware platform to classify the data. The WRVFLN classifier produces better data classification accuracy in comparison to other existing prevalent methods. The remarkable data classification accuracy and faster learning speed of the WRVFLN classifier facilitates the hardware implementation of WRVFLN classifier. Moreover, the developed digital architecture of WRVFLN classifier is employed on a Xilinx Virtex-5 (ML506) FPGA hardware environment, aid to construct an embedded system for real-time data classification.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信