Kaiwen Lu, Feng Yan, Xingjie Liu, Dongsheng Liu, Peng Liu, Bo Liu
{"title":"基于嵌入式STT-MRAM的新型智能卡SoC存储器结构","authors":"Kaiwen Lu, Feng Yan, Xingjie Liu, Dongsheng Liu, Peng Liu, Bo Liu","doi":"10.1109/ASICON47005.2019.8983653","DOIUrl":null,"url":null,"abstract":"In the applications of Internet of Things (IoT), the limitations of the common NVM + RAM hybrid memory architecture cannot simultaneously provided the solution of lower power, low resource consumption and nonvolatile which are critical for IoT designing. Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) has become a major candidate for on-chip memory because of its ideal memory characteristics, such as nonvolatile, near zero standby leakage power and compatibility with CMOS. Therefore, this paper focuses on the application of STT-MRAM in the storage of IoT. We design the eSTT-MRAM non-hybrid memory architecture for smart card SoCs. The prototype verification results on Xilinx's ARTIX-7 XC7A100T FPGA platform show that the STT-MRAM-based memory architecture can greatly improve the operating efficiency of SoC programs and reduce the dynamic power consumption of the system due to data storage.","PeriodicalId":319342,"journal":{"name":"2019 IEEE 13th International Conference on ASIC (ASICON)","volume":"154 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Novel smart card SoC memory architecture based on embedded STT-MRAM\",\"authors\":\"Kaiwen Lu, Feng Yan, Xingjie Liu, Dongsheng Liu, Peng Liu, Bo Liu\",\"doi\":\"10.1109/ASICON47005.2019.8983653\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the applications of Internet of Things (IoT), the limitations of the common NVM + RAM hybrid memory architecture cannot simultaneously provided the solution of lower power, low resource consumption and nonvolatile which are critical for IoT designing. Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) has become a major candidate for on-chip memory because of its ideal memory characteristics, such as nonvolatile, near zero standby leakage power and compatibility with CMOS. Therefore, this paper focuses on the application of STT-MRAM in the storage of IoT. We design the eSTT-MRAM non-hybrid memory architecture for smart card SoCs. The prototype verification results on Xilinx's ARTIX-7 XC7A100T FPGA platform show that the STT-MRAM-based memory architecture can greatly improve the operating efficiency of SoC programs and reduce the dynamic power consumption of the system due to data storage.\",\"PeriodicalId\":319342,\"journal\":{\"name\":\"2019 IEEE 13th International Conference on ASIC (ASICON)\",\"volume\":\"154 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE 13th International Conference on ASIC (ASICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON47005.2019.8983653\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 13th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON47005.2019.8983653","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Novel smart card SoC memory architecture based on embedded STT-MRAM
In the applications of Internet of Things (IoT), the limitations of the common NVM + RAM hybrid memory architecture cannot simultaneously provided the solution of lower power, low resource consumption and nonvolatile which are critical for IoT designing. Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) has become a major candidate for on-chip memory because of its ideal memory characteristics, such as nonvolatile, near zero standby leakage power and compatibility with CMOS. Therefore, this paper focuses on the application of STT-MRAM in the storage of IoT. We design the eSTT-MRAM non-hybrid memory architecture for smart card SoCs. The prototype verification results on Xilinx's ARTIX-7 XC7A100T FPGA platform show that the STT-MRAM-based memory architecture can greatly improve the operating efficiency of SoC programs and reduce the dynamic power consumption of the system due to data storage.