模块化多电平逆变器中多载波PWM技术的FPGA实现

Elmoatez Billah Atoui, T. Mesbah, Hamza Atoui
{"title":"模块化多电平逆变器中多载波PWM技术的FPGA实现","authors":"Elmoatez Billah Atoui, T. Mesbah, Hamza Atoui","doi":"10.1109/ICASS.2018.8651974","DOIUrl":null,"url":null,"abstract":"The present paper proposes the implementation of multi-carriers PWM technique based-on Field Programmable Gate Array (FPGA) for Modular Multilevel Converter (MMC). Focus-on level shifted PWM, the Phase Disposition PWM (PD-PWM) has been analyzed for 3-phase 5-level Modular Multilevel Inverter (MMI). A complete digital controller of PD-PWM technique was designed using the Hardware Description Language (VHDL). The developed controller contains four principal blocks; programmable clock divider block, ROM phases generator block, up/down counter block for carriers generator and combinatorial block based-on comparators in order to generate the gate signals of each phase with dead time. Xilinx ISE and Modelsim are used as simulation software in order to verify and synthesize the behavioral and correctness of developed controller which are achieved. After implementation on Digilent Atlys FPGA board, the experimental gate signals waveforms are obtained via a digital oscilloscope.","PeriodicalId":358814,"journal":{"name":"2018 International Conference on Applied Smart Systems (ICASS)","volume":"107 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"FPGA Implementation of Multi-carriers PWM Technique for Modular Multi-level Inverter\",\"authors\":\"Elmoatez Billah Atoui, T. Mesbah, Hamza Atoui\",\"doi\":\"10.1109/ICASS.2018.8651974\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The present paper proposes the implementation of multi-carriers PWM technique based-on Field Programmable Gate Array (FPGA) for Modular Multilevel Converter (MMC). Focus-on level shifted PWM, the Phase Disposition PWM (PD-PWM) has been analyzed for 3-phase 5-level Modular Multilevel Inverter (MMI). A complete digital controller of PD-PWM technique was designed using the Hardware Description Language (VHDL). The developed controller contains four principal blocks; programmable clock divider block, ROM phases generator block, up/down counter block for carriers generator and combinatorial block based-on comparators in order to generate the gate signals of each phase with dead time. Xilinx ISE and Modelsim are used as simulation software in order to verify and synthesize the behavioral and correctness of developed controller which are achieved. After implementation on Digilent Atlys FPGA board, the experimental gate signals waveforms are obtained via a digital oscilloscope.\",\"PeriodicalId\":358814,\"journal\":{\"name\":\"2018 International Conference on Applied Smart Systems (ICASS)\",\"volume\":\"107 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Applied Smart Systems (ICASS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASS.2018.8651974\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Applied Smart Systems (ICASS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASS.2018.8651974","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文提出了基于现场可编程门阵列(FPGA)的多载波PWM技术在模块化多电平变换器(MMC)中的实现。针对移电平PWM,分析了三相5电平模块化多电平逆变器(MMI)的相位配置PWM (PD-PWM)。利用硬件描述语言(VHDL)设计了一个完整的PD-PWM技术数字控制器。开发的控制器包含四个主要模块;可编程时钟分压器块、ROM相位发生器块、载波发生器上/下计数器块和基于比较器的组合块,以产生具有死区时间的每个相位的门信号。采用Xilinx ISE和Modelsim作为仿真软件,对所开发控制器的行为和正确性进行验证和综合。在Digilent Atlys FPGA板上实现后,通过数字示波器获得实验门信号波形。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
FPGA Implementation of Multi-carriers PWM Technique for Modular Multi-level Inverter
The present paper proposes the implementation of multi-carriers PWM technique based-on Field Programmable Gate Array (FPGA) for Modular Multilevel Converter (MMC). Focus-on level shifted PWM, the Phase Disposition PWM (PD-PWM) has been analyzed for 3-phase 5-level Modular Multilevel Inverter (MMI). A complete digital controller of PD-PWM technique was designed using the Hardware Description Language (VHDL). The developed controller contains four principal blocks; programmable clock divider block, ROM phases generator block, up/down counter block for carriers generator and combinatorial block based-on comparators in order to generate the gate signals of each phase with dead time. Xilinx ISE and Modelsim are used as simulation software in order to verify and synthesize the behavioral and correctness of developed controller which are achieved. After implementation on Digilent Atlys FPGA board, the experimental gate signals waveforms are obtained via a digital oscilloscope.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信