一种基于分散神经结构的二进制编码输出A/D转换器

IEEE Instrumentation and Measurement Technology Conference Sensing, Processing, Networking. IMTC Proceedings Pub Date : 1997-05-19 DOI:10.1109/IMTC.1997.603948

M. Attari, F. Boudjema, M. Bouhedda, S. Bouallag

{"title":"一种基于分散神经结构的二进制编码输出A/D转换器","authors":"M. Attari, F. Boudjema, M. Bouhedda, S. Bouallag","doi":"10.1109/IMTC.1997.603948","DOIUrl":null,"url":null,"abstract":"In this paper, a new approach is given to design a 4-bit decentralized flash analog to digital converter (ADC) with binary coded outputs. Four artificial neural networks (ANN) are chosen and trained to identify an ideal 4-bit ADC. In order to test the obtained neural ADC, simulation results are carried out to show the efficiency regarding to parallel encoders and neural ADCs already proposed.","PeriodicalId":124893,"journal":{"name":"IEEE Instrumentation and Measurement Technology Conference Sensing, Processing, Networking. IMTC Proceedings","volume":"150 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A decentralized neural architecture based A/D converter with binary coded outputs\",\"authors\":\"M. Attari, F. Boudjema, M. Bouhedda, S. Bouallag\",\"doi\":\"10.1109/IMTC.1997.603948\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a new approach is given to design a 4-bit decentralized flash analog to digital converter (ADC) with binary coded outputs. Four artificial neural networks (ANN) are chosen and trained to identify an ideal 4-bit ADC. In order to test the obtained neural ADC, simulation results are carried out to show the efficiency regarding to parallel encoders and neural ADCs already proposed.\",\"PeriodicalId\":124893,\"journal\":{\"name\":\"IEEE Instrumentation and Measurement Technology Conference Sensing, Processing, Networking. IMTC Proceedings\",\"volume\":\"150 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-05-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Instrumentation and Measurement Technology Conference Sensing, Processing, Networking. IMTC Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMTC.1997.603948\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Instrumentation and Measurement Technology Conference Sensing, Processing, Networking. IMTC Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMTC.1997.603948","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

本文提出了一种设计具有二进制编码输出的4位分散闪存模数转换器(ADC)的新方法。选择并训练四个人工神经网络来识别理想的4位ADC。为了验证所得到的神经ADC，仿真结果显示了并行编码器和已提出的神经ADC的效率。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A decentralized neural architecture based A/D converter with binary coded outputs

In this paper, a new approach is given to design a 4-bit decentralized flash analog to digital converter (ADC) with binary coded outputs. Four artificial neural networks (ANN) are chosen and trained to identify an ideal 4-bit ADC. In order to test the obtained neural ADC, simulation results are carried out to show the efficiency regarding to parallel encoders and neural ADCs already proposed.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE Instrumentation and Measurement Technology Conference Sensing, Processing, Networking. IMTC Proceedings

自引率

0.00%

发文量