基于多值逻辑的D/A变换器新型/spl Pi/型电阻网络

Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000) Pub Date : 2000-05-23 DOI:10.1109/ISMVL.2000.848624

Xunwei Wu, Xuanchang Zhou

{"title":"基于多值逻辑的D/A变换器新型/spl Pi/型电阻网络","authors":"Xunwei Wu, Xuanchang Zhou","doi":"10.1109/ISMVL.2000.848624","DOIUrl":null,"url":null,"abstract":"The paper analyses the mathematical expression of digital-to-analog conversion and explains the physical realization of a binary DAC by means of dividing current, whereby the resistor network of the quaternary DAC is proposed. By using quaternary signal decode, a novel /spl Pi/-type resistor network is derived. Compared with the conventional T-type resistor network, a quarter of resistors in this network can be saved and the precision is ensured.","PeriodicalId":334235,"journal":{"name":"Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)","volume":"65 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Novel /spl Pi/-type resistor network in D/A converter based on multiple-valued logic\",\"authors\":\"Xunwei Wu, Xuanchang Zhou\",\"doi\":\"10.1109/ISMVL.2000.848624\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper analyses the mathematical expression of digital-to-analog conversion and explains the physical realization of a binary DAC by means of dividing current, whereby the resistor network of the quaternary DAC is proposed. By using quaternary signal decode, a novel /spl Pi/-type resistor network is derived. Compared with the conventional T-type resistor network, a quarter of resistors in this network can be saved and the precision is ensured.\",\"PeriodicalId\":334235,\"journal\":{\"name\":\"Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)\",\"volume\":\"65 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISMVL.2000.848624\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISMVL.2000.848624","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文分析了数模转换的数学表达式，阐述了用分流法实现二进制数模转换的物理实现，并在此基础上提出了四元数模转换的电阻网络。采用四元解码技术，推导出一种新颖的/spl Pi/型电阻网络。与传统的t型电阻网络相比，该网络可节省四分之一的电阻，并保证了精度。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Novel /spl Pi/-type resistor network in D/A converter based on multiple-valued logic

The paper analyses the mathematical expression of digital-to-analog conversion and explains the physical realization of a binary DAC by means of dividing current, whereby the resistor network of the quaternary DAC is proposed. By using quaternary signal decode, a novel /spl Pi/-type resistor network is derived. Compared with the conventional T-type resistor network, a quarter of resistors in this network can be saved and the precision is ensured.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)

自引率

0.00%

发文量