柔性基板上的超声倒装芯片键合研究

H. Schafer, P. Yuan, Z. Wang
{"title":"柔性基板上的超声倒装芯片键合研究","authors":"H. Schafer, P. Yuan, Z. Wang","doi":"10.1109/EPTC.2003.1298715","DOIUrl":null,"url":null,"abstract":"Most commonly used flip chip on foil technique for display applications is based on Anisotropic Conductive Film (ACF). In this technique, ACF is laminated onto the substrate before an IC is aligned and placed under high temperature. The ACF is then cured under pressure. Conductive particles trapped between the bumps of the IC and Cu tracks on the substrate forms electrical connections; while the adhesive ensures mechanical integrity. With the pitch becomes smaller and smaller, ACF technique is no longer capable to provide reliable connections due to the limitation in particle size and density and thus high risks in. open and short. Ultrasonic flip chip is developed as one of the potential techniques for ultra-fine pitch COF applications. In this technique, ultrasonic energy is applied through the bonding head to the bump/track interfaces. The relative moment results in localized high temperature which promotes the welding of two surfaces, to form mechanical and electrical connections. In this paper, the experimental results on ultrasonic flip chip on foil will be reported Au bumped test ICs were used The bumps were in rectangular shape with the length of typically 80/spl mu/m. The smallest pitch of the test ICs was 40/spl mu/m. Two layer adhesiveless polyimide based flex circuit substrates were de signed and used as the test vehicles for the investigation. Ni/Au were plated on the Cu tracks. The bonding process was optimized to achieve reliable interconnections. The critical parameters in ultrasonic bonding include ultrasonic energy, pressure, stage temperature, time and sequence of underfilling. High assembly yield was achieved with the optimized parameter settings. Thermal shock test and high accelerated stress test were conducted. It was shown that reliable interconnections can be formed using the ultrasonic bonding technique for fine pitch applications. However, considering the machine accuracy, bumps co-planarity, and displacement amplitude in the bonding process, further investigation is required for applications of less than 30/spl mu/m pitch.","PeriodicalId":201404,"journal":{"name":"Fifth International Conference onElectronic Packaging Technology Proceedings, 2003. ICEPT2003.","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Investigation of ultrasonic flip chip bonding on flex substrates\",\"authors\":\"H. Schafer, P. Yuan, Z. Wang\",\"doi\":\"10.1109/EPTC.2003.1298715\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Most commonly used flip chip on foil technique for display applications is based on Anisotropic Conductive Film (ACF). In this technique, ACF is laminated onto the substrate before an IC is aligned and placed under high temperature. The ACF is then cured under pressure. Conductive particles trapped between the bumps of the IC and Cu tracks on the substrate forms electrical connections; while the adhesive ensures mechanical integrity. With the pitch becomes smaller and smaller, ACF technique is no longer capable to provide reliable connections due to the limitation in particle size and density and thus high risks in. open and short. Ultrasonic flip chip is developed as one of the potential techniques for ultra-fine pitch COF applications. In this technique, ultrasonic energy is applied through the bonding head to the bump/track interfaces. The relative moment results in localized high temperature which promotes the welding of two surfaces, to form mechanical and electrical connections. In this paper, the experimental results on ultrasonic flip chip on foil will be reported Au bumped test ICs were used The bumps were in rectangular shape with the length of typically 80/spl mu/m. The smallest pitch of the test ICs was 40/spl mu/m. Two layer adhesiveless polyimide based flex circuit substrates were de signed and used as the test vehicles for the investigation. Ni/Au were plated on the Cu tracks. The bonding process was optimized to achieve reliable interconnections. The critical parameters in ultrasonic bonding include ultrasonic energy, pressure, stage temperature, time and sequence of underfilling. High assembly yield was achieved with the optimized parameter settings. Thermal shock test and high accelerated stress test were conducted. It was shown that reliable interconnections can be formed using the ultrasonic bonding technique for fine pitch applications. However, considering the machine accuracy, bumps co-planarity, and displacement amplitude in the bonding process, further investigation is required for applications of less than 30/spl mu/m pitch.\",\"PeriodicalId\":201404,\"journal\":{\"name\":\"Fifth International Conference onElectronic Packaging Technology Proceedings, 2003. ICEPT2003.\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Fifth International Conference onElectronic Packaging Technology Proceedings, 2003. ICEPT2003.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPTC.2003.1298715\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Fifth International Conference onElectronic Packaging Technology Proceedings, 2003. ICEPT2003.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2003.1298715","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

显示应用中最常用的倒装芯片技术是基于各向异性导电膜(ACF)。在这种技术中,在集成电路对齐并置于高温下之前,将ACF层压在基板上。然后在压力下固化ACF。在IC的凸起和基板上的Cu轨道之间捕获的导电颗粒形成电连接;而胶粘剂保证了机械的完整性。随着螺距越来越小,ACF技术受粒径和密度的限制,无法提供可靠的连接,存在较大的风险。开放和简短。超声倒装芯片是超细间距COF应用的潜在技术之一。在这种技术中,超声波能量通过粘合头应用于凹凸/轨迹界面。相对力矩导致局部高温,促进两个表面的焊接,形成机械和电气连接。本文报道了超声倒装芯片在箔片上的实验结果,采用金碰撞测试集成电路,碰撞为矩形形状,长度一般为80/spl mu/m。测试ic的最小间距为40/spl mu/m。设计了两层无粘接聚酰亚胺基挠性电路衬底,并将其作为试验载体进行了研究。Ni/Au被镀在Cu轨道上。优化了键合工艺,实现了可靠的互连。超声粘接的关键参数包括超声能量、压力、阶段温度、时间和下填顺序。通过优化的参数设置,获得了较高的装配成品率。进行了热冲击试验和高加速应力试验。结果表明,在小间距应用中,超声键合技术可以形成可靠的互连。然而,考虑到机器精度、凸点共面性和粘接过程中的位移幅度,需要对小于30/spl mu/m节距的应用进行进一步研究。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Investigation of ultrasonic flip chip bonding on flex substrates
Most commonly used flip chip on foil technique for display applications is based on Anisotropic Conductive Film (ACF). In this technique, ACF is laminated onto the substrate before an IC is aligned and placed under high temperature. The ACF is then cured under pressure. Conductive particles trapped between the bumps of the IC and Cu tracks on the substrate forms electrical connections; while the adhesive ensures mechanical integrity. With the pitch becomes smaller and smaller, ACF technique is no longer capable to provide reliable connections due to the limitation in particle size and density and thus high risks in. open and short. Ultrasonic flip chip is developed as one of the potential techniques for ultra-fine pitch COF applications. In this technique, ultrasonic energy is applied through the bonding head to the bump/track interfaces. The relative moment results in localized high temperature which promotes the welding of two surfaces, to form mechanical and electrical connections. In this paper, the experimental results on ultrasonic flip chip on foil will be reported Au bumped test ICs were used The bumps were in rectangular shape with the length of typically 80/spl mu/m. The smallest pitch of the test ICs was 40/spl mu/m. Two layer adhesiveless polyimide based flex circuit substrates were de signed and used as the test vehicles for the investigation. Ni/Au were plated on the Cu tracks. The bonding process was optimized to achieve reliable interconnections. The critical parameters in ultrasonic bonding include ultrasonic energy, pressure, stage temperature, time and sequence of underfilling. High assembly yield was achieved with the optimized parameter settings. Thermal shock test and high accelerated stress test were conducted. It was shown that reliable interconnections can be formed using the ultrasonic bonding technique for fine pitch applications. However, considering the machine accuracy, bumps co-planarity, and displacement amplitude in the bonding process, further investigation is required for applications of less than 30/spl mu/m pitch.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信