Joong-Eon Lee, Yun-Hwan Kim, Kyoung-Mook Lim, J. Park, Seh-Woong Jeong
{"title":"CalmADM/spl trade/:基于CalmRISC/spl trade/的音频DSP模块","authors":"Joong-Eon Lee, Yun-Hwan Kim, Kyoung-Mook Lim, J. Park, Seh-Woong Jeong","doi":"10.1109/SIPS.2003.1235644","DOIUrl":null,"url":null,"abstract":"We introduce CalmADM, an audio DSP module based on CalmRISC. CalmADM is based on Samsung's 16-bit microprocessor, CalmRISC16, and its 24-bit DSP coprocessor, CalmMAC24. Two new architectures are adopted in CalmADM. One is shared data cache. With this new caching scheme, we can reduce on-chip memory area while not losing cache performance and programming flexibility. The other is sequential stream buffer. This small buffer takes full charge of input/output audio stream data. Therefore, data caches in CalmADM do not suffer from performance loss caused by cache misses for input/output stream data. The area of CalmADM is about 290K in gate count including on-chip cache memories. The performance we achieved is 38 MIPS for 5.1-channel Dolby AC3 decoding and 40 MIPS for 7.1-channel MPEG2 audio layer2 decoding, including off-chip memory access overhead.","PeriodicalId":173186,"journal":{"name":"2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682)","volume":"85 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"CalmADM/spl trade/: an audio DSP module based on CalmRISC/spl trade/\",\"authors\":\"Joong-Eon Lee, Yun-Hwan Kim, Kyoung-Mook Lim, J. Park, Seh-Woong Jeong\",\"doi\":\"10.1109/SIPS.2003.1235644\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We introduce CalmADM, an audio DSP module based on CalmRISC. CalmADM is based on Samsung's 16-bit microprocessor, CalmRISC16, and its 24-bit DSP coprocessor, CalmMAC24. Two new architectures are adopted in CalmADM. One is shared data cache. With this new caching scheme, we can reduce on-chip memory area while not losing cache performance and programming flexibility. The other is sequential stream buffer. This small buffer takes full charge of input/output audio stream data. Therefore, data caches in CalmADM do not suffer from performance loss caused by cache misses for input/output stream data. The area of CalmADM is about 290K in gate count including on-chip cache memories. The performance we achieved is 38 MIPS for 5.1-channel Dolby AC3 decoding and 40 MIPS for 7.1-channel MPEG2 audio layer2 decoding, including off-chip memory access overhead.\",\"PeriodicalId\":173186,\"journal\":{\"name\":\"2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682)\",\"volume\":\"85 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-10-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIPS.2003.1235644\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.2003.1235644","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
CalmADM/spl trade/: an audio DSP module based on CalmRISC/spl trade/
We introduce CalmADM, an audio DSP module based on CalmRISC. CalmADM is based on Samsung's 16-bit microprocessor, CalmRISC16, and its 24-bit DSP coprocessor, CalmMAC24. Two new architectures are adopted in CalmADM. One is shared data cache. With this new caching scheme, we can reduce on-chip memory area while not losing cache performance and programming flexibility. The other is sequential stream buffer. This small buffer takes full charge of input/output audio stream data. Therefore, data caches in CalmADM do not suffer from performance loss caused by cache misses for input/output stream data. The area of CalmADM is about 290K in gate count including on-chip cache memories. The performance we achieved is 38 MIPS for 5.1-channel Dolby AC3 decoding and 40 MIPS for 7.1-channel MPEG2 audio layer2 decoding, including off-chip memory access overhead.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
