T. Shibasaki, H. Tamura, K. Kanda, H. Yamaguchi, J. Ogawa, T. Kuroda
{"title":"具有25%锁定范围的20 ghz注入锁定LC分频器","authors":"T. Shibasaki, H. Tamura, K. Kanda, H. Yamaguchi, J. Ogawa, T. Kuroda","doi":"10.1109/VLSIC.2006.1705364","DOIUrl":null,"url":null,"abstract":"A 20-GHz injection-locked LC divider is described. A Miller divider topology was employed along with a coupling circuit to maximize the locking range. A test chip designed in a 90nm CMOS technology operates at 20 GHz with 25% locking range while consuming 6.4 mW of power","PeriodicalId":366835,"journal":{"name":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":"{\"title\":\"A 20-GHz Injection-Locked LC Divider with a 25-% Locking Range\",\"authors\":\"T. Shibasaki, H. Tamura, K. Kanda, H. Yamaguchi, J. Ogawa, T. Kuroda\",\"doi\":\"10.1109/VLSIC.2006.1705364\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 20-GHz injection-locked LC divider is described. A Miller divider topology was employed along with a coupling circuit to maximize the locking range. A test chip designed in a 90nm CMOS technology operates at 20 GHz with 25% locking range while consuming 6.4 mW of power\",\"PeriodicalId\":366835,\"journal\":{\"name\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"15\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2006.1705364\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2006.1705364","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 20-GHz Injection-Locked LC Divider with a 25-% Locking Range
A 20-GHz injection-locked LC divider is described. A Miller divider topology was employed along with a coupling circuit to maximize the locking range. A test chip designed in a 90nm CMOS technology operates at 20 GHz with 25% locking range while consuming 6.4 mW of power