{"title":"一个面向行为的模拟工具，用于设计和优化sigma-delta adc","authors":"Xin Zhang, Dunshan Yu, Shimin Sheng","doi":"10.1109/ICASIC.2007.4415867","DOIUrl":null,"url":null,"abstract":"In this paper, a behavior-oriented simulation tool is proposed for the designing and optimizing of sigma-delta ADCs. We show how this kind of simulation tool can be used in a top-down design flow in the mixed-signal system design. The imperfections of the analog cells as integrators, comparator, and the CpAMPs are analyzed in detail, which guides the design towards high performance. Besides, the modeling, simulation, and design of a second-order sigma-delta modulator are presented as a proof for the effectiveness of the simulation tool. A peak SNR of 91.5 dB, a 15 bit resolution, and a 57 m W power dissipation are obtained through HSPICE simulation. Currently chip is in the fabrication phase.","PeriodicalId":120984,"journal":{"name":"2007 7th International Conference on ASIC","volume":"640 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A behavior-oriented simulation tool for design and optimization of sigma-delta ADCs\",\"authors\":\"Xin Zhang, Dunshan Yu, Shimin Sheng\",\"doi\":\"10.1109/ICASIC.2007.4415867\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a behavior-oriented simulation tool is proposed for the designing and optimizing of sigma-delta ADCs. We show how this kind of simulation tool can be used in a top-down design flow in the mixed-signal system design. The imperfections of the analog cells as integrators, comparator, and the CpAMPs are analyzed in detail, which guides the design towards high performance. Besides, the modeling, simulation, and design of a second-order sigma-delta modulator are presented as a proof for the effectiveness of the simulation tool. A peak SNR of 91.5 dB, a 15 bit resolution, and a 57 m W power dissipation are obtained through HSPICE simulation. Currently chip is in the fabrication phase.\",\"PeriodicalId\":120984,\"journal\":{\"name\":\"2007 7th International Conference on ASIC\",\"volume\":\"640 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 7th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2007.4415867\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 7th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2007.4415867","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
摘要
本文提出了一种面向行为的仿真工具，用于sigma-delta adc的设计和优化。我们展示了如何在混合信号系统设计的自上而下的设计流程中使用这种仿真工具。详细分析了模拟单元作为积分器、比较器和camp的不足之处，指导了模拟单元的高性能设计。此外，通过对二阶σ - δ调制器的建模、仿真和设计，验证了仿真工具的有效性。通过HSPICE仿真得到的峰值信噪比为91.5 dB，分辨率为15位，功耗为57 m W。目前芯片还处于制造阶段。
A behavior-oriented simulation tool for design and optimization of sigma-delta ADCs
In this paper, a behavior-oriented simulation tool is proposed for the designing and optimizing of sigma-delta ADCs. We show how this kind of simulation tool can be used in a top-down design flow in the mixed-signal system design. The imperfections of the analog cells as integrators, comparator, and the CpAMPs are analyzed in detail, which guides the design towards high performance. Besides, the modeling, simulation, and design of a second-order sigma-delta modulator are presented as a proof for the effectiveness of the simulation tool. A peak SNR of 91.5 dB, a 15 bit resolution, and a 57 m W power dissipation are obtained through HSPICE simulation. Currently chip is in the fabrication phase.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
