一种具有可控KVCO的0.2 - 1.2GHz自适应带宽锁相环

Chang-Yu Song, Se-Hyeon Cho, Young-Chan Jang
{"title":"一种具有可控KVCO的0.2 - 1.2GHz自适应带宽锁相环","authors":"Chang-Yu Song, Se-Hyeon Cho, Young-Chan Jang","doi":"10.1109/ISOCC53507.2021.9613999","DOIUrl":null,"url":null,"abstract":"An adaptive bandwidth phase-locked loop (PLL) that can control the gain (KVCO) of a voltage-controlled oscillator (VCO) is proposed to improve time jitter even with frequency changes in the reference clock of the PLL. The KVCO of the VCO is adaptively controlled according to the frequency of the reference clock by a KVCO controller consisting of a flash analog-to-digital converter. The proposed adaptive bandwidth PLL is designed by using a 55-nm CMOS process with a supply of 1.2 V. When the frequency of the output clock of the PLL is 200 MHz, ωUGB/ωREF is improved from 0.24 to 0.087 by controlling the KVCO. Also, its peak-to-peak time jitter is improved by 47 % from 10.6 ps to 5.54 ps.","PeriodicalId":185992,"journal":{"name":"2021 18th International SoC Design Conference (ISOCC)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 0.2 ‒ 1.2GHz Adaptive Bandwidth PLL with Controllable KVCO\",\"authors\":\"Chang-Yu Song, Se-Hyeon Cho, Young-Chan Jang\",\"doi\":\"10.1109/ISOCC53507.2021.9613999\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An adaptive bandwidth phase-locked loop (PLL) that can control the gain (KVCO) of a voltage-controlled oscillator (VCO) is proposed to improve time jitter even with frequency changes in the reference clock of the PLL. The KVCO of the VCO is adaptively controlled according to the frequency of the reference clock by a KVCO controller consisting of a flash analog-to-digital converter. The proposed adaptive bandwidth PLL is designed by using a 55-nm CMOS process with a supply of 1.2 V. When the frequency of the output clock of the PLL is 200 MHz, ωUGB/ωREF is improved from 0.24 to 0.087 by controlling the KVCO. Also, its peak-to-peak time jitter is improved by 47 % from 10.6 ps to 5.54 ps.\",\"PeriodicalId\":185992,\"journal\":{\"name\":\"2021 18th International SoC Design Conference (ISOCC)\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 18th International SoC Design Conference (ISOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISOCC53507.2021.9613999\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 18th International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC53507.2021.9613999","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种可控制压控振荡器增益(KVCO)的自适应带宽锁相环(PLL),即使锁相环的参考时钟发生频率变化,也能改善锁相环的时间抖动。由flash模数转换器组成的KVCO控制器根据参考时钟的频率自适应控制VCO的KVCO。所提出的自适应带宽锁相环采用55纳米CMOS工艺设计,电源电压为1.2 V。当锁相环输出时钟频率为200 MHz时,通过控制KVCO,将ωUGB/ωREF从0.24提高到0.087。此外,它的峰间时间抖动从10.6 ps提高到5.54 ps,提高了47%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 0.2 ‒ 1.2GHz Adaptive Bandwidth PLL with Controllable KVCO
An adaptive bandwidth phase-locked loop (PLL) that can control the gain (KVCO) of a voltage-controlled oscillator (VCO) is proposed to improve time jitter even with frequency changes in the reference clock of the PLL. The KVCO of the VCO is adaptively controlled according to the frequency of the reference clock by a KVCO controller consisting of a flash analog-to-digital converter. The proposed adaptive bandwidth PLL is designed by using a 55-nm CMOS process with a supply of 1.2 V. When the frequency of the output clock of the PLL is 200 MHz, ωUGB/ωREF is improved from 0.24 to 0.087 by controlling the KVCO. Also, its peak-to-peak time jitter is improved by 47 % from 10.6 ps to 5.54 ps.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书