J. Butime, R. Besiga, A. Bwonyo, V. Nakanwagi, T. Togboa, A. Katumba
{"title":"基于NI ELVIS II平台的在线数字电子实验室设计","authors":"J. Butime, R. Besiga, A. Bwonyo, V. Nakanwagi, T. Togboa, A. Katumba","doi":"10.1109/REV.2012.6293098","DOIUrl":null,"url":null,"abstract":"The Makerere University iLabs Project Team (iLabs@MAK) has designed and implemented online laboratories based on the Massachusetts Institute of Technology (MIT) iLabs Shared Architecture (ISA), a scalable model that provides highly reliable generic experiment services independent of the experiment domains. This paper presents the design process of a Field Programmable Gate Array (FPGA) FPGA-based Digital Electronics laboratory with the 3-bit Full Adder, 4-Bit Bidirectional Universal Shift Register and Synchronous Up/Down Counter experiments developed by undergraduate student researchers using the Digital Electronics FPGA add-on board for the National Instruments Educational Laboratory Virtual Instrumentation Suite (NI ELVIS II™) platform. Herein described are the experiments and the process of integration of Data Acquisition, Monitoring and Control capabilities using the NI CompactRIO to the initial FPGA Digital Electronics laboratory.","PeriodicalId":166546,"journal":{"name":"2012 9th International Conference on Remote Engineering and Virtual Instrumentation (REV)","volume":"223 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-07-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Design of online Digital Electronics laboratories based on the NI ELVIS II platform\",\"authors\":\"J. Butime, R. Besiga, A. Bwonyo, V. Nakanwagi, T. Togboa, A. Katumba\",\"doi\":\"10.1109/REV.2012.6293098\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Makerere University iLabs Project Team (iLabs@MAK) has designed and implemented online laboratories based on the Massachusetts Institute of Technology (MIT) iLabs Shared Architecture (ISA), a scalable model that provides highly reliable generic experiment services independent of the experiment domains. This paper presents the design process of a Field Programmable Gate Array (FPGA) FPGA-based Digital Electronics laboratory with the 3-bit Full Adder, 4-Bit Bidirectional Universal Shift Register and Synchronous Up/Down Counter experiments developed by undergraduate student researchers using the Digital Electronics FPGA add-on board for the National Instruments Educational Laboratory Virtual Instrumentation Suite (NI ELVIS II™) platform. Herein described are the experiments and the process of integration of Data Acquisition, Monitoring and Control capabilities using the NI CompactRIO to the initial FPGA Digital Electronics laboratory.\",\"PeriodicalId\":166546,\"journal\":{\"name\":\"2012 9th International Conference on Remote Engineering and Virtual Instrumentation (REV)\",\"volume\":\"223 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-07-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 9th International Conference on Remote Engineering and Virtual Instrumentation (REV)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/REV.2012.6293098\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 9th International Conference on Remote Engineering and Virtual Instrumentation (REV)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/REV.2012.6293098","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9
摘要
Makerere大学iLabs项目团队(iLabs@MAK)基于麻省理工学院(MIT) iLabs共享架构(ISA)设计并实现了在线实验室,ISA是一种可扩展的模型,可提供独立于实验领域的高度可靠的通用实验服务。本文介绍了一个基于现场可编程门阵列(FPGA) FPGA的数字电子实验室的设计过程,该实验室具有3位全加法器,4位双向通用移位寄存器和同步上下计数器实验,由本科生研究人员使用数字电子FPGA附加板开发,用于国家仪器教育实验室虚拟仪器套件(NI ELVIS II™)平台。本文描述了使用NI CompactRIO将数据采集、监测和控制功能集成到初始FPGA数字电子实验室的实验和过程。
Design of online Digital Electronics laboratories based on the NI ELVIS II platform
The Makerere University iLabs Project Team (iLabs@MAK) has designed and implemented online laboratories based on the Massachusetts Institute of Technology (MIT) iLabs Shared Architecture (ISA), a scalable model that provides highly reliable generic experiment services independent of the experiment domains. This paper presents the design process of a Field Programmable Gate Array (FPGA) FPGA-based Digital Electronics laboratory with the 3-bit Full Adder, 4-Bit Bidirectional Universal Shift Register and Synchronous Up/Down Counter experiments developed by undergraduate student researchers using the Digital Electronics FPGA add-on board for the National Instruments Educational Laboratory Virtual Instrumentation Suite (NI ELVIS II™) platform. Herein described are the experiments and the process of integration of Data Acquisition, Monitoring and Control capabilities using the NI CompactRIO to the initial FPGA Digital Electronics laboratory.