{"title":"UTSi(R)锁相环:生产2 GHz射频CMOS","authors":"R. Reedy","doi":"10.1109/RFIC.1999.805261","DOIUrl":null,"url":null,"abstract":"A CMOS technology which is in production of 1 and 2 GHz RF PLLs is presented. Device performance is discussed, along with measured product performance. Advantages of the technology are discussed for application to integration of full RF systems on a single chip.","PeriodicalId":447109,"journal":{"name":"1999 IEEE Radio Frequency Integrated Circuits Symposium (Cat No.99CH37001)","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"UTSi(R) phase locked loops: production 2 GHz RF CMOS\",\"authors\":\"R. Reedy\",\"doi\":\"10.1109/RFIC.1999.805261\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A CMOS technology which is in production of 1 and 2 GHz RF PLLs is presented. Device performance is discussed, along with measured product performance. Advantages of the technology are discussed for application to integration of full RF systems on a single chip.\",\"PeriodicalId\":447109,\"journal\":{\"name\":\"1999 IEEE Radio Frequency Integrated Circuits Symposium (Cat No.99CH37001)\",\"volume\":\"52 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 IEEE Radio Frequency Integrated Circuits Symposium (Cat No.99CH37001)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.1999.805261\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 IEEE Radio Frequency Integrated Circuits Symposium (Cat No.99CH37001)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.1999.805261","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
UTSi(R) phase locked loops: production 2 GHz RF CMOS
A CMOS technology which is in production of 1 and 2 GHz RF PLLs is presented. Device performance is discussed, along with measured product performance. Advantages of the technology are discussed for application to integration of full RF systems on a single chip.