{"title":"基于FPGA测试点优化方法的重要分析","authors":"G. Zhou, Xiang Gao, Xiaoling Lai, Qi Zhu, Ting Ju, Yangming Guo, Hao Wu, Qiang Zhi","doi":"10.1109/PHM.2016.7819773","DOIUrl":null,"url":null,"abstract":"From the space and time dimension, the FPGA circuit is devised some levels with “computing unit + memory/register” via analyzing the characteristics of the FPGA circuit. Combined with the location importance, the connection degree among the nodes and their own soft error probability, an importance analysis model is proposed. And then the testing points are optimized based on the importance of each node using the proposed importance analysis model. The test results indicate that the method is a feasible optimization method.","PeriodicalId":202597,"journal":{"name":"2016 Prognostics and System Health Management Conference (PHM-Chengdu)","volume":"73 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"FPGA testing points optimization method based on important analysis\",\"authors\":\"G. Zhou, Xiang Gao, Xiaoling Lai, Qi Zhu, Ting Ju, Yangming Guo, Hao Wu, Qiang Zhi\",\"doi\":\"10.1109/PHM.2016.7819773\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"From the space and time dimension, the FPGA circuit is devised some levels with “computing unit + memory/register” via analyzing the characteristics of the FPGA circuit. Combined with the location importance, the connection degree among the nodes and their own soft error probability, an importance analysis model is proposed. And then the testing points are optimized based on the importance of each node using the proposed importance analysis model. The test results indicate that the method is a feasible optimization method.\",\"PeriodicalId\":202597,\"journal\":{\"name\":\"2016 Prognostics and System Health Management Conference (PHM-Chengdu)\",\"volume\":\"73 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 Prognostics and System Health Management Conference (PHM-Chengdu)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PHM.2016.7819773\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 Prognostics and System Health Management Conference (PHM-Chengdu)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PHM.2016.7819773","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
FPGA testing points optimization method based on important analysis
From the space and time dimension, the FPGA circuit is devised some levels with “computing unit + memory/register” via analyzing the characteristics of the FPGA circuit. Combined with the location importance, the connection degree among the nodes and their own soft error probability, an importance analysis model is proposed. And then the testing points are optimized based on the importance of each node using the proposed importance analysis model. The test results indicate that the method is a feasible optimization method.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
