用于SPAD应用的无静态功率过量偏置电压监测电路(EBVMC)

N. Lilic, R. Kappel, G. Roehrer, H. Zimmermann
{"title":"用于SPAD应用的无静态功率过量偏置电压监测电路(EBVMC)","authors":"N. Lilic, R. Kappel, G. Roehrer, H. Zimmermann","doi":"10.23919/MIXDES.2018.8436780","DOIUrl":null,"url":null,"abstract":"A design for monitoring the excess bias voltage of the Single Photon Avalanche Diode (SPAD) is described in this paper. Due to being a mostly digital solution without static power consumption, the presented approach makes it suitable for low power system applications. The core of the new concept uses a latched comparator incorporated with a passive quenching circuit. The algorithm and a system for calibration and monitoring the excess bias voltage are also described. The resolution of controlling the excess bias voltage is equal to a charge pump voltage step. The circuit is designed in 55nm CMOS technology.","PeriodicalId":349007,"journal":{"name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"No Static Power Excess Bias Voltage Monitoring Circuit (EBVMC) for SPAD Applications\",\"authors\":\"N. Lilic, R. Kappel, G. Roehrer, H. Zimmermann\",\"doi\":\"10.23919/MIXDES.2018.8436780\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A design for monitoring the excess bias voltage of the Single Photon Avalanche Diode (SPAD) is described in this paper. Due to being a mostly digital solution without static power consumption, the presented approach makes it suitable for low power system applications. The core of the new concept uses a latched comparator incorporated with a passive quenching circuit. The algorithm and a system for calibration and monitoring the excess bias voltage are also described. The resolution of controlling the excess bias voltage is equal to a charge pump voltage step. The circuit is designed in 55nm CMOS technology.\",\"PeriodicalId\":349007,\"journal\":{\"name\":\"2018 25th International Conference \\\"Mixed Design of Integrated Circuits and System\\\" (MIXDES)\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 25th International Conference \\\"Mixed Design of Integrated Circuits and System\\\" (MIXDES)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/MIXDES.2018.8436780\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/MIXDES.2018.8436780","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

介绍了一种监测单光子雪崩二极管(SPAD)偏置电压的设计方案。由于该方法主要是一种无静态功耗的数字解决方案,因此适用于低功耗系统应用。新概念的核心使用了一个锁存比较器,并结合了一个被动淬火电路。文中还介绍了该算法和一套校准和监测偏置电压的系统。控制偏置电压的分辨率等于一个电荷泵电压阶跃。该电路采用55nm CMOS技术设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
No Static Power Excess Bias Voltage Monitoring Circuit (EBVMC) for SPAD Applications
A design for monitoring the excess bias voltage of the Single Photon Avalanche Diode (SPAD) is described in this paper. Due to being a mostly digital solution without static power consumption, the presented approach makes it suitable for low power system applications. The core of the new concept uses a latched comparator incorporated with a passive quenching circuit. The algorithm and a system for calibration and monitoring the excess bias voltage are also described. The resolution of controlling the excess bias voltage is equal to a charge pump voltage step. The circuit is designed in 55nm CMOS technology.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信