一种用于便携式脑电图采集系统的无线读出前端装置

Yi-Chung Chen, Zong-Han Hsieh, W. Fang
{"title":"一种用于便携式脑电图采集系统的无线读出前端装置","authors":"Yi-Chung Chen, Zong-Han Hsieh, W. Fang","doi":"10.1109/ISCE.2013.6570196","DOIUrl":null,"url":null,"abstract":"In this paper, the 32-channel readout front-end device with a Bluetooth 2.0 module and a MSP430 ultra-low power microcontroller for portable Electroencephalograph (EEG) acquisition is presented. In addition to the consideration of low power, low noise, and high efficient chip area usage, the extendable readout front-end chip is presented with a design of chopper-stabilized differential difference amplifier (CHDDA) for high common mode rejection ratio (CMRR) and the 10-bit successive approximation register analog-to-digital converter (SAR-ADC) for high Signal-to-Noise Ratio (SNR). The power consumption of each readout chip is about 80.268 μW, and the total system is about 134.6 mW under the power supply of ±1.8 V.","PeriodicalId":442380,"journal":{"name":"2013 IEEE International Symposium on Consumer Electronics (ISCE)","volume":"110 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A wireless readout front-end device for portable EEG acquisition system\",\"authors\":\"Yi-Chung Chen, Zong-Han Hsieh, W. Fang\",\"doi\":\"10.1109/ISCE.2013.6570196\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, the 32-channel readout front-end device with a Bluetooth 2.0 module and a MSP430 ultra-low power microcontroller for portable Electroencephalograph (EEG) acquisition is presented. In addition to the consideration of low power, low noise, and high efficient chip area usage, the extendable readout front-end chip is presented with a design of chopper-stabilized differential difference amplifier (CHDDA) for high common mode rejection ratio (CMRR) and the 10-bit successive approximation register analog-to-digital converter (SAR-ADC) for high Signal-to-Noise Ratio (SNR). The power consumption of each readout chip is about 80.268 μW, and the total system is about 134.6 mW under the power supply of ±1.8 V.\",\"PeriodicalId\":442380,\"journal\":{\"name\":\"2013 IEEE International Symposium on Consumer Electronics (ISCE)\",\"volume\":\"110 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Symposium on Consumer Electronics (ISCE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCE.2013.6570196\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Symposium on Consumer Electronics (ISCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCE.2013.6570196","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文介绍了一种采用蓝牙2.0模块和MSP430超低功耗单片机的32路读出前端设备,用于便携式脑电图采集。除了考虑低功耗、低噪声和高效的芯片面积利用率外,还提出了可扩展读出前端芯片,设计了具有高共模抑制比(CMRR)的斩波稳定差分放大器(CHDDA)和具有高信噪比(SNR)的10位逐次逼近寄存器模数转换器(SAR-ADC)。在±1.8 V电源下,每个读出芯片的功耗约为80.268 μW,系统总功耗约为134.6 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A wireless readout front-end device for portable EEG acquisition system
In this paper, the 32-channel readout front-end device with a Bluetooth 2.0 module and a MSP430 ultra-low power microcontroller for portable Electroencephalograph (EEG) acquisition is presented. In addition to the consideration of low power, low noise, and high efficient chip area usage, the extendable readout front-end chip is presented with a design of chopper-stabilized differential difference amplifier (CHDDA) for high common mode rejection ratio (CMRR) and the 10-bit successive approximation register analog-to-digital converter (SAR-ADC) for high Signal-to-Noise Ratio (SNR). The power consumption of each readout chip is about 80.268 μW, and the total system is about 134.6 mW under the power supply of ±1.8 V.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信